

XU316-1024-FB265 Datasheet

Publication Date: 2022/09/28

Document Number: XM014035B

Table of Contents

1	xCORE Multicore Microcontrollers	2
2	XU316-1024-FB265 Features	4
3	Pin Configuration	5
4	Signal Description and GPIO	6
5	Example Application Diagram	12
6	Product Overview	13
7	Oscillator, Clocks, and PLLs	16
8	Reset logic	19
9	Boot Procedure	20
10	Memory	24
11	USB PHY	26
12	MIPI PHY	28
13	JTAG	29
14	Board Integration	30
15	Electrical Characteristics	35
16	Package Information	42
17	Ordering Information	43
	Appendices	44
A	Configuration of the XU316-1024-FB265	44
B	Processor Status Configuration	47
C	Tile Configuration	57
D	Node Configuration	64
E	Resources and their configuration	90
F	JTAG, xSCOPE and Debugging	94
G	Schematics Design Check List	97
H	PCB Layout Design Check List	99
I	Associated Design Documentation	100
J	Related Documentation	100
K	Revision History	101

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit <http://www.xmos.ai/>.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.



1 xCORE Multicore Microcontrollers

The xcore.ai series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic when executing from internal memory, you can write software to implement functions that traditionally require dedicated hardware.




Figure 1:
XU316-1024-
FB265 block
diagram

Key features of the XU316-1024-FB265 include:

- ▶ **Tiles:** Devices consist of one or more xCORE tiles. Each tile contains between five and eight 32-bit logical cores with highly integrated I/O and on-chip memory.
- ▶ **Logical cores** Each logical core can execute tasks such as computational code, DSP code, Floating point operations, Vector operations, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 6.1
- ▶ **xTIME scheduler** The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 6.2
- ▶ **Channels and channel ends** Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 6.5
- ▶ **xCONNECT Switch and Links** Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 6.6

- ▶ **Ports** The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 6.3
- ▶ **Clock blocks** xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 6.4
- ▶ **Memory** Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. A memory buffer can be used to interface to an optional external LPDDR memory, or to implement software defined memory. Section 10
- ▶ **Dual PLL** One PLL is used to create a high-speed processor clock given a low speed external oscillator. A secondary PLL is for user application. Section 7
- ▶ **USB** The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. Data is communicated through ports on the digital node. A library is provided to implement USB device functionality. Section 11
- ▶ **MIPI** The MIPI D-PHY receiver provides a hi speed communication link to single or dual lane MIPI devices. Section 12
- ▶ **JTAG** The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 13

1.1 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Voice, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 Tools: XTC

The XTC development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within XTC; uniquely in the embedded world, XTC therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.ai/software-tools/. Information on using the tools is provided in the XTC User Guide, X14363.

2 XU316-1024-FB265 Features

▶ **Multicore Microcontroller with Advanced Multi-Core RISC Architecture**

- 16 real-time logical cores on 2 xCORE tiles
- Cores share up to 1200 MIPS
 - Up to 2400 MIPS in dual issue mode
 - Up to 1200 MFLOPS
- Each logical core has:
 - Guaranteed throughput of between $\frac{1}{5}$ and $\frac{1}{8}$ of tile MIPS
 - 16x32bit dedicated registers
- 229 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32→64-bit MAC instructions for DSP, arithmetic and cryptographic functions
- Vector unit, capable of:
 - up to eight word, 16 half-word, or 32 byte multiply-adds.
 - quad complex multiply, or 256 bit-wide multiply-adds.

▶ **USB PHY, fully compliant with USB 2.0 specification**

▶ **MIP1 receiver, up to two lanes, up to 1.5 Gbit/s**

▶ **Application PLL with fractional control**

▶ **Programmable I/O**

- 128 general-purpose I/O pins, configurable as input or output
 - Up to 32 x 1bit port, 12 x 4bit port, 8 x 8bit port, 4 x 16bit port, 2 x 32bit port
 - 8 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends (32 per tile) for communication with other cores, on or off-chip
- 1.8V/3.3V IO with programmable drive strength

▶ **Memory**

- 1MB internal single-cycle SRAM (512KB per tile) for code and data storage
- 8KB internal OTP (shared between tiles or split providing 4KB per tile) for application boot code

▶ **Hardware resources**

- 12 clock blocks (6 per tile)
- 20 timers (10 per tile)
- 8 locks (4 per tile)

▶ **JTAG Module for On-Chip Debug**

▶ **Security Features**

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

▶ **Ambient Temperature Range**

- Commercial qualification: 0 °C to 70 °C
- Industrial qualification: -40 °C to 85 °C

▶ **Speed Grade**

- 24: 600 MHz; up to 2400 MIPS, 1200 MFLOP/s, 38.4 GMACC/s
- 32: 800 MHz; up to 3200 MIPS, 1600 MFLOP/s, 51.2 GMACC/s

▶ **Power Consumption**

- Active: 203 mW at 600 MHz (typical)
- Active: 270 mW at 800 MHz (typical)
- Standby: 5 mA (typical)

▶ **265-pin FBGA package 0.8 mm pitch**



3 Pin Configuration

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	480 X0D04	VSS	483 X0D32	478 X0D30	190 X1D34	482 X1D32	475 X1D31	VDDIOT	32A18 X0D67	32A14 X0D65	32A10 X0D61	VSS	VSS	32A0 X0D49	32A2 X0D51	808 X0D41	198 X0D39
B	483 X0D07	482 X0D06	190 X0D34	483 X0D33	473 X0D31	110 X1D35	483 X1D33	VSS	32A15 X0D66	32A13 X0D64	VSS	VDDIOT	32A1 X0D50	32A3 X0D52	807 X1D43	804 X0D40	VDDIOT
C	190 X0D01	481 X0D05	VSS	VDDIOT	471 X1D29	481 X1D27	180 X1D25	32A19 X0D70	32A17 X0D68	32A12 X0D63	32A9 X0D58	32A8 X0D57	32A6 X0D55	32A4 X0D53	800 X0D42	VSS	VSS
D	190 X0D00	100 X0D10	473 X0D15	480 X0D14	470 X1D30	470 X1D28	480 X1D26	190 X1D24	32A18 X0D69	VSS	32A11 X0D62	32A7 X0D56	32A5 X0D54	807 X0D43	VSS	198 X0D37	100 X0D38
E	402 X0D18	100 X0D11	401 X0D17	400 X0D16	VSS	VDD	VSS	VDD	VDDIOT	VDD	VSS	VDD	VSS	4F1 X0D29	110 X0D35	480 X0D26	198 X0D38
F	402 X0D20	401 X0D19	190 X1D09	100 X1D08	VDD								VDD	4E1 X0D27	4F0 X0D24	190 X0D24	100 X0D25
G	198 X1D36	403 X0D21	808 X1D41	804 X1D40	VDDIOL		VSS	VSS	VSS	VSS	VSS		VDDIOR	32A16 X1D66	32A16 X1D67	32A18 X1D69	32A19 X1D70
H	806 X1D42	190 X1D37	440 X1D02	441 X1D03	VDD		VSS	VSS	VSS	VSS	VSS		VDD	32A13 X1D64	32A14 X1D65	32A12 X1D63	32A17 X1D68
J	190 X1D04	481 X1D05	VDDIOL	VSS	VDD		VSS	VSS	VSS	VSS	VSS		VDD	VSS	VDDIOR	32A10 X1D61	32A11 X1D62
K	440 X1D09	480 X1D06	442 X1D08	480 X1D07	VDD		VSS	VSS	VSS	VSS	VSS		VDD	VSS	VSS	32A8 X1D57	32A9 X1D58
L	100 X1D11	100 X1D10	190 X1D01	140 X1D00	VSS		VSS	VSS	VSS	VSS	VSS		VSS	32A5 X1D54	32A6 X1D55	32A2 X1D51	32A7 X1D56
M	MIPI VDD18	MIPI GND09	VSS	VSS	VDDIOL								VDDIOR	32A3 X1D52	32A4 X1D53	32A0 X1D49	32A1 X1D50
N	MIPI DN2	MIPI DP2	MIPI VDD09	VSS	VSS	VDD	VDDIOB18	VDD	VDD	VDD	VDDIOB18	VDD	VSS	402 X1D18	403 X1D19	403 X1D21	100 X1D22
P	MIPI DNT	MIPI DP1	VSS	NC	LV_L_N	LV_T_N	180 X0D12	100 X0D22	VDDIOB18	OTP VCC	NC	VSS	VSS	400 X1D16	400 X1D17	401 X1D15	402 X1D20
R	MIPI DN0	MIPI DP0	VSS	RST_N	TRST_N	DEBUG_N	190 X0D13	190 X0D23	VSS	LV_R_N	NC	NC	VSS	VSS	VSS	190 X1D13	402 X1D14
T	VSS	POR DISABLE	VDDIOB18	TDO	PLL AGND	PLL AGND2	TMS	440 X0D02	442 X0D08	180 X1D12	NC	VSS	USB_ID	USB_VDD33	USB_GND18	VSS	VDDIOR
U	XOUT	XIN	VSS	TDI	PLL AVDD	PLL AVDD2	TCK	441 X0D03	443 X0D09	190 X1D23	VSS	VSS	USB_DM+	USB_DP+	USB_VDD18	VSS	VSS

Any pin marked NC should not be connected to any net.



4 Signal Description and GPIO

This section lists the signals and I/O pins available on the XU316-1024-FB265. The device provides a combination of 1bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

- ▶ PD/PU: The IO pin has a weak pull-down or pull-up resistor.
- ▶ ST: The IO pin has a Schmitt Trigger on its input.
- ▶ IOL, IOB, IOR, IOT: The IO pin is powered from VDDIOL, VDDIOB18, VDDIOR, and VDDIOT respectively.

Note that all GPIO have optional pull-down, pull-up, and Schmitt triggers. The GPIO functions are as follows:

- ▶ $XL_{in/out}^n$: this pin can be used for xlink i wire n , input or output.
- ▶ NX^m : this pin can be used by bit m of N -bit port X
- ▶ Any other signal name refers to how this pin can be used for the LPDDR interface

Power pins (12)				
Signal	Pin	Function	Type	Properties
MIPI_VDD09	N3	MIPI Analog power	PWR	
MIPI_VDD18	M1	MIPI Analog power	PWR	
OTP_VCC	P10	OTP power supply	PWR	
PLL_AVDD	U5	Analog power for PLL	PWR	
PLL_AVDD2	U6	Analog power for secondary PLL	PWR	
USB_VDD18	U15	USB Analog power	PWR	
USB_VDD33	T14	USB Analog power	PWR	
VDD	...	Digital tile power	PWR	
VDDIOB18	...	Digital I/O power (bottom)	PWR	
VDDIOL	...	Digital I/O power (left)	PWR	
VDDIOR	...	Digital I/O power (right)	PWR	
VDDIOT	...	Digital I/O power (top)	PWR	

I/O pins (128)				
Signal	Pin	Function	Type	Properties
X0D00	D1	$XL4_{in}^3$ 1A ⁰	I/O	IOL
X0D01	C1	1B ⁰	I/O	IOL
X0D02	T8	$XL7_{in}^0$ 4A ⁰ 8A ⁰ 16A ⁰ 32A ²⁰	I/O	IOB
X0D03	U8	$XL7_{out}^0$ 4A ¹ 8A ¹ 16A ¹ 32A ²¹	I/O	IOB
X0D04	A1	4B ⁰ 8A ² 16A ² 32A ²²	I/O	IOL

(continued)



Signal	Pin	Function	Type	Properties
X0D05	C2	4B ¹ 8A ³ 16A ³ 32A ²³	I/O	IOL
X0D06	B2	4B ² 8A ⁴ 16A ⁴ 32A ²⁴	I/O	IOL
X0D07	B1	4B ³ 8A ⁵ 16A ⁵ 32A ²⁵	I/O	IOL
X0D08	T9	XL7 ¹ _{out} 4A ² 8A ⁶ 16A ⁶ 32A ²⁶	I/O	IOB
X0D09	U9	XL7 ² _{out} 4A ³ 8A ⁷ 16A ⁷ 32A ²⁷	I/O	IOB
X0D10	D2	XL4 ⁴ _{in} 1C ⁰	I/O	IOL
X0D11	E2	XL4 ² _{in} 1D ⁰	I/O	IOL
X0D12	P7	XL7 ⁴ _{in} 1E ⁰	I/O	IOB
X0D13	R7	XL7 ³ _{in} 1F ⁰	I/O	IOB
X0D14	D4	XL4 ¹ _{in} 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸	I/O	IOL
X0D15	D3	XL4 ⁰ _{in} 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹	I/O	IOL
X0D16	E4	XL4 ⁰ _{out} 4D ⁰ 8B ² 16A ¹⁰	I/O	IOL
X0D17	E3	XL4 ¹ _{out} 4D ¹ 8B ³ 16A ¹¹	I/O	IOL
X0D18	E1	XL4 ² _{out} 4D ² 8B ⁴ 16A ¹²	I/O	IOL
X0D19	F2	XL4 ³ _{out} 4D ³ 8B ⁵ 16A ¹³	I/O	IOL
X0D20	F1	XL4 ⁴ _{out} 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰	I/O	IOL
X0D21	G2	XL5 ⁴ _{in} 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹	I/O	IOL
X0D22	P8	XL7 ² _{in} 1G ⁰	I/O	IOB
X0D23	R8	XL7 ¹ _{in} 1H ⁰	I/O	IOB
X0D24	F16	XL3 ⁴ _{in} 1I ⁰	I/O	IOR
X0D25	F17	XL3 ³ _{in} 1J ⁰	I/O	IOR
X0D26	E16	XL3 ² _{in} 4E ⁰ 8C ⁰ 16B ⁰	I/O	IOR
X0D27	F14	XL3 ¹ _{in} 4E ¹ 8C ¹ 16B ¹	I/O	IOR
X0D28	F15	XL3 ⁰ _{in} 4F ⁰ 8C ² 16B ²	I/O	IOR
X0D29	E14	XL3 ⁰ _{out} 4F ¹ 8C ³ 16B ³	I/O	IOR
X0D30	A4	DQ4 4F ² 8C ⁴ 16B ⁴	I/O	IOT
X0D31	B5	DQ3 4F ³ 8C ⁵ 16B ⁵	I/O	IOT
X0D32	A3	DQ2 4E ² 8C ⁶ 16B ⁶	I/O	IOT
X0D33	B4	DQ1 4E ³ 8C ⁷ 16B ⁷	I/O	IOT
X0D34	B3	DQ0 1K ⁰	I/O	IOT
X0D35	E15	XL3 ¹ _{out} 1L ⁰	I/O	IOR
X0D36	E17	XL3 ² _{out} 1M ⁰ 8D ⁰ 16B ⁸	I/O	IOR
X0D37	D16	XL3 ³ _{out} 1N ⁰ 8D ¹ 16B ⁹	I/O	IOR
X0D38	D17	XL3 ⁴ _{out} 1O ⁰ 8D ² 16B ¹⁰	I/O	IOR
X0D39	A17	A13 1P ⁰ 8D ³ 16B ¹¹	I/O	IOT
X0D40	B16	A12 8D ⁴ 16B ¹²	I/O	IOT
X0D41	A16	A11 8D ⁵ 16B ¹³	I/O	IOT
X0D42	C15	A10 8D ⁶ 16B ¹⁴	I/O	IOT
X0D43	D14	A9 8D ⁷ 16B ¹⁵	I/O	IOT
X0D49	A14	A7 32A ⁰	I/O	IOT
X0D50	B13	A6 32A ¹	I/O	IOT
X0D51	A15	A5 32A ²	I/O	IOT
X0D52	B14	A4 32A ³	I/O	IOT

(continued)



Signal	Pin	Function	Type	Properties
X0D53	C14	A3 32A ⁴	I/O	IOT
X0D54	D13	A2 32A ⁵	I/O	IOT
X0D55	C13	A1 32A ⁶	I/O	IOT
X0D56	D12	A0 32A ⁷	I/O	IOT
X0D57	C12	CLK_N 32A ⁸	I/O	IOT
X0D58	C11	CLK 32A ⁹	I/O	IOT
X0D61	A11	CKE 32A ¹⁰	I/O	IOT
X0D62	D11	CS_N 32A ¹¹	I/O	IOT
X0D63	C10	BA1 32A ¹²	I/O	IOT
X0D64	B10	BA0 32A ¹³	I/O	IOT
X0D65	A10	WE_N 32A ¹⁴	I/O	IOT
X0D66	B9	CAS_N 32A ¹⁵	I/O	IOT
X0D67	A9	RAS_N 32A ¹⁶	I/O	IOT
X0D68	C9	UDM 32A ¹⁷	I/O	IOT
X0D69	D9	UDQS 32A ¹⁸	I/O	IOT
X0D70	C8	DQ8 32A ¹⁹	I/O	IOT
X1D00	L4	XL6 ⁰ _{Out} 1A ⁰	I/O	IOL
X1D01	L3	XL6 ¹ _{Out} 1B ⁰	I/O	IOL
X1D02	H3	XL5 ³ _{Out} 4A ⁰ 8A ⁰ 16A ⁰ 32A ²⁰	I/O	IOL
X1D03	H4	XL5 ⁴ _{Out} 4A ¹ 8A ¹ 16A ¹ 32A ²¹	I/O	IOL
X1D04	J1	XL6 ⁴ _{In} 4B ⁰ 8A ² 16A ² 32A ²²	I/O	IOL
X1D05	J2	XL6 ³ _{In} 4B ¹ 8A ³ 16A ³ 32A ²³	I/O	IOL
X1D06	K2	XL6 ² _{In} 4B ² 8A ⁴ 16A ⁴ 32A ²⁴	I/O	IOL
X1D07	K4	XL6 ¹ _{In} 4B ³ 8A ⁵ 16A ⁵ 32A ²⁵	I/O	IOL
X1D08	K3	XL6 ⁰ _{In} 4A ² 8A ⁶ 16A ⁶ 32A ²⁶	I/O	IOL
X1D09	K1	XL6 ² _{Out} 4A ³ 8A ⁷ 16A ⁷ 32A ²⁷	I/O	IOL
X1D10	L2	XL6 ³ _{Out} 1C ⁰	I/O	IOL
X1D11	L1	XL6 ⁴ _{Out} 1D ⁰	I/O	IOL
X1D12	T10	XL7 ³ _{Out} 1E ⁰	I/O	IOB
X1D13	R16	XL0 ⁴ _{In} 1F ⁰	I/O	IOR
X1D14	R17	XL0 ³ _{In} 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸	I/O	IOR
X1D15	P16	XL0 ² _{In} 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹	I/O	IOR
X1D16	P14	XL0 ¹ _{In} 4D ⁰ 8B ² 16A ¹⁰	I/O	IOR
X1D17	P15	XL0 ⁰ _{In} 4D ¹ 8B ³ 16A ¹¹	I/O	IOR
X1D18	N14	XL0 ⁰ _{Out} 4D ² 8B ⁴ 16A ¹²	I/O	IOR
X1D19	N15	XL0 ¹ _{Out} 4D ³ 8B ⁵ 16A ¹³	I/O	IOR
X1D20	P17	XL0 ² _{Out} 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰	I/O	IOR
X1D21	N16	XL0 ³ _{Out} 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹	I/O	IOR
X1D22	N17	XL0 ⁴ _{Out} 1G ⁰	I/O	IOR
X1D23	U10	XL7 ⁴ _{Out} 1H ⁰	I/O	IOB
X1D24	D8	DQ9 1I ⁰	I/O	IOT
X1D25	C7	DQ10 1J ⁰	I/O	IOT
X1D26	D7	DQ11 4E ⁰ 8C ⁰ 16B ⁰	I/O	IOT

(continued)



Signal	Pin	Function	Type	Properties
X1D27	C6	DQ12 4E ¹ 8C ¹ 16B ¹	I/O	IOT
X1D28	D6	DQ13 4F ⁰ 8C ² 16B ²	I/O	IOT
X1D29	C5	DQ14 4F ¹ 8C ³ 16B ³	I/O	IOT
X1D30	D5	DQ15 4F ² 8C ⁴ 16B ⁴	I/O	IOT
X1D31	A7	LDM 4F ³ 8C ⁵ 16B ⁵	I/O	IOT
X1D32	A6	LDQS 4E ² 8C ⁶ 16B ⁶	I/O	IOT
X1D33	B7	DQ7 4E ³ 8C ⁷ 16B ⁷	I/O	IOT
X1D34	A5	DQ6 1K ⁰	I/O	IOT
X1D35	B6	DQ5 1L ⁰	I/O	IOT
X1D36	G1	XL5 _{in} ³ 1M ⁰ 8D ⁰ 16B ⁸	I/O	IOL
X1D37	H2	XL5 _{in} ² 1N ⁰ 8D ¹ 16B ⁹	I/O	IOL
X1D38	F4	XL5 _{in} ¹ 1O ⁰ 8D ² 16B ¹⁰	I/O	IOL
X1D39	F3	XL5 _{in} ⁰ 1P ⁰ 8D ³ 16B ¹¹	I/O	IOL
X1D40	G4	XL5 _{out} ⁰ 8D ⁴ 16B ¹²	I/O	IOL
X1D41	G3	XL5 _{out} ¹ 8D ⁵ 16B ¹³	I/O	IOL
X1D42	H1	XL5 _{out} ² 8D ⁶ 16B ¹⁴	I/O	IOL
X1D43	B15	A8 8D ⁷ 16B ¹⁵	I/O	IOT
X1D49	M16	XL1 _{in} ⁴ 32A ⁰	I/O	IOR
X1D50	M17	XL1 _{in} ³ 32A ¹	I/O	IOR
X1D51	L16	XL1 _{in} ² 32A ²	I/O	IOR
X1D52	M14	XL1 _{in} ¹ 32A ³	I/O	IOR
X1D53	M15	XL1 _{in} ⁰ 32A ⁴	I/O	IOR
X1D54	L14	XL1 _{out} ⁰ 32A ⁵	I/O	IOR
X1D55	L15	XL1 _{out} ¹ 32A ⁶	I/O	IOR
X1D56	L17	XL1 _{out} ² 32A ⁷	I/O	IOR
X1D57	K16	XL1 _{out} ³ 32A ⁸	I/O	IOR
X1D58	K17	XL1 _{out} ⁴ 32A ⁹	I/O	IOR
X1D61	J16	XL2 _{in} ⁴ 32A ¹⁰	I/O	IOR
X1D62	J17	XL2 _{in} ³ 32A ¹¹	I/O	IOR
X1D63	H16	XL2 _{in} ² 32A ¹²	I/O	IOR
X1D64	H14	XL2 _{in} ¹ 32A ¹³	I/O	IOR
X1D65	H15	XL2 _{in} ⁰ 32A ¹⁴	I/O	IOR
X1D66	G14	XL2 _{out} ⁰ 32A ¹⁵	I/O	IOR
X1D67	G15	XL2 _{out} ¹ 32A ¹⁶	I/O	IOR
X1D68	H17	XL2 _{out} ² 32A ¹⁷	I/O	IOR
X1D69	G16	XL2 _{out} ³ 32A ¹⁸	I/O	IOR
X1D70	G17	XL2 _{out} ⁴ 32A ¹⁹	I/O	IOR

ground pins (5)				
Signal	Pin	Function	Type	Properties
MIPL_GND09	M2	MIPI Analog ground	GND	
PLL_AGND	T5	Analog ground for PLL	GND	

(continued)



Signal	Pin	Function	Type	Properties
PLL_AGND2	T6	Analog ground for secondary PLL	GND	
USB_GND18	T15	USB Analog ground	GND	
VSS	...	Digital ground	GND	

mipi pins (6)				
Signal	Pin	Function	Type	Properties
MIPI_DN0	R1	MIPI lane 0, negative	Input	
MIPI_DN1	P1	MIPI lane 1, negative	Input	
MIPI_DN2	N1	MIPI lane 2, negative	Input	
MIPI_DP0	R2	MIPI lane 0, positive	Input	
MIPI_DP1	P2	MIPI lane 1, positive	Input	
MIPI_DP2	N2	MIPI lane 2, positive	Input	

poc pins (3)				
Signal	Pin	Function	Type	Properties
LV_L_N	P5	Select low voltage VDDIOL, active low	Input	IOB, PU
LV_R_N	R10	Select low voltage VDDIOR, active low	Input	IOB, PU
LV_T_N	P6	Select low voltage VDDIOT, active low	Input	IOB, PU

jtag pins (7)				
Signal	Pin	Function	Type	Properties
POR_DISABLE	T2	Disable on chip Power-On-Reset	Input	IOB, PD
RST_N	R4	Global reset input, active low	Input	IOB, PU, ST
TCK	U7	Test clock	Input	IOB, PD, ST
TDI	U4	Test data input	Input	IOB, PU
TDO	T4	Test data output	Output	IOB
TMS	T7	Test mode select	Input	IOB, PU
TRST_N	R5	Test reset input, active low	Input	IOB, PU, ST

System pins (1)				
Signal	Pin	Function	Type	Properties
DEBUG_N	R6	Multi-chip debug, active low	I/O	IOB, PU

usb pins (3)				
Signal	Pin	Function	Type	Properties
USB_DM	U13	USB Data-	I/O	
USB_DP	U14	USB Data+	I/O	

(continued)

Signal	Pin	Function	Type	Properties
USB_ID	T13	USB Identification	Input	

analog pins (2)				
Signal	Pin	Function	Type	Properties
XIN	U2	Crystal in or clock input	Input	IOB
XOUT	U1	Crystal out	Output	IOB

The device has four IO power domains, three of which can be run from either 3.3V or 1.8V nominal supplies. Three pins, LV_L_N, LV_T_N, and LV_R_N specify which voltage is used on the left, top, and right power domains. These pins should be tied low to specify a domain uses a 1.8V nominal supply, and should be tied high or left floating to specify the domain uses a 3.3V nominal supply. The table above states which GPIO pin is powered from which IO domain. Note that the bottom IO domain, which includes JTAG and the crystal oscillator, is always at 1.8V.

The GPIO pins have software programmable drive strengths, slew rate control, and schmitt trigger:

- ▶ When a port is used for output, the default drive settings for each IO pin are to drive at 4 mA nominally, with no slew rate control (fast edge). When a port is used as input, the default settings when you use a port as an input port is to not have a Schmitt-trigger, and not have a pull resistor. From software, the drive strength can be reduced to 2 mA in order to reduce EMI, or they can be driven at 8 or 12 mA in order to increase speed. The total current that can be supplied by each IO domain is limited and specified in Section 15.
- ▶ When used as an input, IO pins can be programmed to have a Schmitt trigger enabled, and two programmable pull resistors can be set to either provide a weak pull-down, a weak pull-up, or a bus keep function where the current level is kept until it is changed by a strong low or a strong high. Pins that are not in use have a weak pull-down enabled to keep them in a defined state.
- ▶ The controls are set on a per-port basis by either using the API functions, or by setting six bits using the SETC instruction.

5 Example Application Diagram




Figure 2:
Simplified
Reference
Schematic

- ▶ the dotted lines on 3V3/1V8 indicate that the device can be powered from either, provided that the LV_x_N pins are tied correctly, see 14.
- ▶ see Section 11 for details on the USB PHY
- ▶ see Section 12 for details on the MIPI D-PHY receiver
- ▶ see Section 14 for details on the power supplies and PCB design
- ▶ see Section 7 for details on oscillator frequencies

6 Product Overview

6.1 Logical cores

Each tile has 8 active logical cores, which issue instructions down a shared five-stage pipeline. Instructions from the active cores are issued round-robin. If up to five logical cores are active, each core is allocated a fifth of the processing cycles. If more than five logical cores are active, each core is allocated at least $\frac{1}{n}$ cycles (for n cores). Figure 3 shows the guaranteed core performance depending on the number of cores used.

Figure 3:
Logical core
performance

Speed grade	active logical cores:		1	2	3	4	5	6	7	8
	MIPS	Frequency	Minimum issue rate per logical core (MHz)							
24	2400 MIPS	600 MHz	120	120	120	120	120	100	86	75
32	3200 MIPS	800 MHz	160	160	160	160	160	133	114	100

When executing code from internal memory, there is no way that the performance of a logical core can be reduced below these predicted levels (unless *priority threads* are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture manual). Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than five logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed.

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

6.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multi-tasking.

6.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XU316-1024-FB265, and the software running on it. A combination of 1bit, 4bit, 8bit, 16bit and 32bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle. xcore.ai IO pins can be used as *open drain*




Figure 4:
Port block
diagram

outputs, where signals are driven low if a zero is output, but left high impedance if a one is output. This option is set on a per-port basis.

Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.

Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.

The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrides ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

6.4 Clock blocks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.

A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xcore.ai clock blocks optionally divide the clock input from a 1-bit port.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.




Figure 5:
Clock block
diagram

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

6.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles, but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the [xCONNECT Architecture](#) guide.




Figure 6:
Switch, links
and channel
ends

7 Oscillator, Clocks, and PLLs

The device executes using a clock that is scaled up by two on-chip PLLs: a *core-PLL* that provides a clock for the digital logic, and a secondary fractional-N PLL for application use. Both PLLs are driven from an oscillator on the XIN and XOUT pins. If you use a crystal, you must use a 24 MHz crystal (± 500 ppm or better). Otherwise you can supply a clock between 8 and 30 MHz, with an accuracy governed by your application. Note that the USB PHY only supports limited frequencies, see Section 11.

The clock structure of the device is shown in Figure 7. The main purpose of the core PLL is to generate the clocks needed for the digital blocks of the device, including the two processing cores and the switch. The main purpose of the secondary PLL is to provide an application clock if required.


The frequencies are typical frequencies used when the device operates at 600 MHz. The 100 MHz reference frequency can be used by software to time software and interfaces. The core and switch clocks can be clocked down as required to save power, independent of the reference clock. In very low power modes, both PLLs can be placed in a low-power mode, and the whole chip executed directly from the oscillator. In this case, the reference can no longer operate at 100 MHz. The labels list the registers in appendices B, C, and D, that are used to control the clocks.

7.1 Core PLL

The core PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The initial PLL multiplication value is shown in Figure 8:

on port 1D. If the clock is required on other tiles, then the clock should be routed to one-bit ports on those tiles over the PCB. An output divider (Appendix D.13) can be programmed in even steps.

Figure 9:
Secondary
PLL
connectivity.



The secondary PLL is configured using the register documented in Appendix D.14. The output frequency of the secondary PLL is

$$F_{pll2} = F_{pll2in} \times \frac{F + 1}{2} \times \frac{1}{R + 1} \times \frac{1}{OD + 1}$$

OD , F and R must be chosen so that $0 \leq R \leq 63$, $1 \leq F \leq 8191$, $0 \leq OD \leq 7$, and $360\text{MHz} \leq F_{pll2in} \times \frac{F+1}{2} \times \frac{1}{R+1} \leq 1800\text{MHz}$. A flag allows the user to choose between two input frequencies, F_{pll2in} can be set to either the oscillator (F_{osc}) or the output of the core PLL (F_{core}).

The secondary PLL has an optional fractional divider (Appendix D.17). When enabled, the fractional divider will count a period of input clocks, and over part of this period it will cause the secondary PLL to use a divider $F + 1$ rather than F . The period p and fraction f are set through the control register for the fractional divider, and will result in an output frequency:

$$F_{pll2} = F_{pll2in} \times \frac{F + 1 + \frac{f+1}{p+1}}{2} \times \frac{1}{R + 1} \times \frac{1}{OD + 1}$$

The use of fractional control adds flexibility to create arbitrary frequencies at the expense of extra jitter. The fractional divider only works for $f < p$.

7.3 Oscillator circuit

The device has an on-chip oscillator. To use this, you need to connect a crystal, two capacitors, and damping and feedback resistors to the device as shown in Figure 10. Instead of using a crystal, you can supply a 1V8 clock input on the XIN pin. The clock must be running when the chip gets out of reset.

Figure 10:
Example
circuits using
a crystal (left),
or external
oscillator
(right).



R_f should be $1\text{M}\Omega$. Values for C_{11} , C_{12} and R_d depend on the crystal characteristics. We recommend that you use a crystal with characteristics as specified in Table 11. These have an ESR of at most $60\ \Omega$, have a load capacitance of $12\ \text{pF}$, and all resonate at their fundamental frequency.

Name	Frequency	Load	max ESR	Power	R_d	C_{11}, C_{12}
Seiko Epson FA-238 24.0000MD30X-W5	24 MHz	12 pF	60 R	10-200 μ W	680 R	22 pF
Multicomp MCSJK-7U-24.00-12-10-60-B-10	24 MHz	12 pF	60 R	1-200 μ W	680 R	22 pF
IQD LFX TAL032813	24 MHz	12 pF	40 R	< 500 μ W	680 R	22 pF
TKC 7M-24.000MAAE-T	24 MHz	12 pF	30 R	1-500 μ W	680 R	22 pF

Figure 11:
Example
crystals

7.4 Low power use

For systems that need to run in a low-power mode, the following sequence of operations can be taken:

- ▶ set the core clock divider to an appropriately high value. This will reduce performance and power
- ▶ set the PLL to a low frequency. This will reduce power consumption.
- ▶ provide a clock into the XIN pin instead of using the oscillator circuit.

8 Reset logic

The device has an on-chip Power-on-Reset (POR). This keeps the chip in reset whilst the supplies are coming up, as shown in Figure 12. The device assumes that the supplies come up monotonically to reach their minimum operating voltages within the times specified in Section 15.6. The POR resets the whole device to a defined state, including the PLL configuration, the JTAG logic, the PHYs, and the cores. When in reset, all GPIO pins have a pull-down enabled.




Figure 12:
Simplified
reset circuit

When the device comes out of reset, the boot procedure starts (Section 9). The chip can be reset externally using the RST_N pin. If required, the JTAG state machine can be reset to its idle state by clocking TCK five times whilst TMS is high, or TRST_N can be asserted.

If the chip needs to be reset at a later stage, this can be done from software using the PLL control register (Appendix D.5). This soft resets everything except for the PLL logic. It is therefore possible to reset keeping the current PLL settings.

When the device comes out of reset, the processor will attempt to boot within a very short period of time. If booting from external flash, ensure that there is enough time between before RST_N coming up for the external flash to settle.

An independent watchdog runs from the input clock pin XIN. It can be set to take the chip into reset when the watchdog has not been updated or cleared in time. The 12-bit watchdog timer with a 16-bit divider provides accuracies of between 1 input clock and 65536 input clocks, and a time-out of between 1 input clock and 268,435,456 input clocks (just over 11 seconds with a 24 MHz input crystal). The watchdog is set-up through the watchdog registers (Appendix D.30-D.34)

9 Boot Procedure

The xCORE Tile Tile boot procedure is illustrated in Figure 13. If the secure-boot bit of the security register (which resides at pre-defined locations in OTP; see Section 10.4) is set, the device boots from OTP. Otherwise it boots from external device(s) according to boot source pin values X0D04, X0D05, and X0D06 (see Figure 14). The boot pins are sampled shortly after reset with the internal weak pull-downs enabled on those pins. In typical use, a boot mode other than QSPI Flash can be selected by using one or more pull-ups on those pins. Care should be taken if other external devices are connected to this port that the boot mode is selected correctly.




Figure 13:
Boot procedure

The boot image provided by an external device has the following format:

- ▶ A 32-bit program size s in words.
- ▶ Program consisting of $s \times 4$ bytes.
- ▶ A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

X0D06	X0D05	X0D04	Tile 0 boot	Other tiles	Enabled links
0	0	0	QSPI flash	Channel end 0	None
0	0	1	SPI flash	Channel end 0	None
0	1	0	SPI slave	Channel end 0	None
0	1	1	SPI slave	SPI slave	None
1	0	0	Channel end 0	Channel end 0	XL0 (2w)
1	0	1	Channel end 0	Channel end 0	XL4-XL7 (5w)
1	1	0	Channel end 0	Channel end 0	XL1, XL2, XL5, and XL6 (5w)
1	1	1	Channel end 0	Channel end 0	XL0-XL3 (5w)

Figure 14:
Boot source pins

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

9.1 Boot from QSPI flash

If set to boot from QSPI flash, the processor enables the six pins specified in Figure 15, and drives the SPI clock. A Quad I/O READ command (0xEB) is issued with three address bytes (0x00) and one dummy byte. Boot data is then expected from the flash and input into the device. The clock polarity and phase are 0 / 0. The flash is assumed to be ready within 300 us after power-up, if the flash takes longer than 300 us the chip should be held in reset using RST_N until the flash is ready. The flash is assumed to be in its power-up state, where QSPI-mode accesses will succeed. In particular, the flash device must be set into quad mode or similar. If the flash is set to an alternate mode, for example QPI, and the xCORE device is reset, then the subsequent boot will fail.

Pin	Signal	Description
X0D01	SS	Slave Select
X0D04	SPI00	Data0
X0D05	SPI01	Data1
X0D06	SPI02	Data2
X0D07	SPI03	Data3
X0D10	SCLK	Clock

Figure 15:
QSPI pins

The xCORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, a QSPI boot program can be burned into OTP that uses different pins.

The boot sequence up to the start of the QSPI boot is outlined in Figure 16




Figure 16:
Outline boot
sequence

9.2 Boot from SPI flash

If set to boot from SPI master, the processor enables the four pins specified in Figure 17, and drives the SPI clock. A READ command (0x03) is issued with three address bytes (0x00), no dummy, then the data is expected from the flash. The clock polarity and phase are 0 / 0.

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.

Figure 17:
SPI master
pins

Pin	Signal	Description
X0D00	MISO	Master In Slave Out (Data)
X0D01	SS	Slave Select
X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)

If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, a SPI boot program can be burned into OTP that uses different pins.

The boot sequence up to the start of the SPI boot is outlined in Figure 16

9.3 Boot as SPI slave

If set to boot from SPI slave, the processor enables the three pins specified in Figure 18 and expects a boot image to be clocked in. There is no command sequence, data is input directly from the first rising edge of clock. The supported clock polarity and phase are 0/0 and 1/1.

Figure 18:
SPI slave pins

Pin	Signal	Description
X0D00	SS	Slave Select
X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

9.4 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables its link(s) shortly after the boot process starts. Enabling the Link switches off the pull-down resistors on the link, drives all the TX wires low (the initial state for the Link), and monitors the RX pins for boot-traffic; they must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs may be required on those pins.

The boot-rom on the core will then:

1. Allocate channel-end 0.
2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
3. Input the boot image specified above, including the CRC.

4. Input an END control token.
5. Output an END control token to the channel-end received in step 2.
6. Free channel-end 0.
7. Jump to the loaded code.

9.5 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure 13), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile can be configured to have its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

10 Memory

The address space as seen by the each core is shown in Figure 19. This address space comprises internal RAM (Section 10.1), an external RAM (Section 10.2), a software defined memory (Section 10.3), and the boot ROM.

Outside the normal address space the device contains a one-time-programmable memory (Section 10.4). The OTP memory cannot be read and written directly from the instruction set, instead is accessed through a library.

10.1 SRAM

Each xCORE Tile integrates a single 512KB SRAM bank for both instructions and data. All internal memory is 256 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit), word (32-bit), double word (64-bit) and vector (256-bit) accesses are supported and are executed within one tile clock cycle.

10.2 LPDDR memory interface

The xCORE can be connected to an LPDDR memory through the pins in the VDDIOT power domain. The GPIO pins on the VDDIOT domain are overlaid onto a JEDEC compatible LPDDR interface with 14 address pins (A13..A0) and 16 data pins (DQ15..DQ0), enabling a memory of 16-128 MByte to be interfaced. This pin muxing is shown in Figure 20.

DDR speeds of up to 100 MHz are supported and care should be taken with the PCB design. See the appnote on [xcore.ai External Memory](#) for a reference layout.




Figure 19:
Address space




Figure 20:
LPDDR pin muxing.

Logically, the memory can be connected to either Tile 0 or Tile 1; it is up to the programmer to decide which one. The memory is connected by the tile enabling the external memory interface through a process-status control register, see Section B.3. Only one tile should enable the external memory interface. A small buffer decouples the LPDDR memory from the device. The memory is addressed in the enabled device from address 0x1000 0000 - 0x1FFF FFFF.



Details on external memory can be found in the application note on “xcore.ai external memory”, [X14230](#)

10.3 Software defined memory

The device can map any memory into the address space under software control. For example, a QSPI flash can be mapped into the address space (to execute code from), or serial RAM devices can be connected. The software memory is in address 0x4000 0000 - 0x7FFF FFFF. Refer to the [XS3 ISA specification](#) for details on how to use software memory.

10.4 OTP

The device integrates 4KB of one-time programmable (OTP) memory per tile. This memory contains some global information about the chip behaviour, and optionally code and data that can be used for, for example, secure boot. The memory map of the OTP is shown in Figure 21.

Address	Name	Meaning
0x000	SECURITY_CONFIG_TILE_0	The security configuration word for tile 0 Individual bits determine which features are disabled, see Figure 22.
0x001	SECURITY_CONFIG_TILE_1	The security configuration word for tile 1 in unified mode. Individual bits determine which features are disabled see Figure 22.
0x002		Reserved.
0x003		Reserved.
0x004	OTP_JTAG_USER_WORD	Bits 13:0 are copied into the JTAG_USERCODE[31:18]
0x005 .. 0x7ff		User code and/or data in unified mode
0x005 .. 0x3ff		User code and/or data for tile 0 in split mode
0x400	SECURITY_CONFIG_TILE_0	Unused.
0x401	SECURITY_CONFIG_TILE_1	The security configuration word for tile 1 in split mode. Individual bits determine which features are disabled see Figure 22.
0x402		Reserved.
0x403		Reserved.
0x404		Reserved
0x405 .. 0x7ff		User code and/or data for tile 1 in split mode

Figure 21:
OTP address
map

The OTP memory is programmed using three special I/O ports. Programming is performed through `libotp` and `xburn`.

11 USB PHY


The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. The PHY is configured through a set of peripheral registers (Appendix [D.26-D.28](#)),

Figure 22:
Security register features

Feature	Bit	Description
Disable JTAG	0	Set to 1 to disable the JTAG interface to the tile. This makes it impossible for the tile state or memory content to be accessed via the JTAG interface.
Disable JTAG to PLL	4	Set to 1 to disable JTAG access to the PLL configuration register.
Secure Boot	5	Set to 1 to force the xCORE Tile to boot from address 0 of the OTP
Unified mode	7	Set to 1 to create one unified OTP rather than two half OTPs for each tile. This disables registers 0x400-0x404, and enables register 0x001.
Write disable	8	Disable programming.
Reserved	9	Set to 0
Disable Global Debug	14	Disables access to the DEBUG_N pin.

and data is communicated through ports on the digital node. A library, [XUD](#), is provided to implement the MAC layer and full *USB-device* functionality.

The USB PHY is connected to the ports on Tile 0 and Tile 1 as shown in [Figure 23](#). Enabling the USB PHY on a tile will connect the ports shown to the USB PHY. These ports will not be available for GPIO on that tile. All other IO pins and ports are unaffected. The USB PHY should not be enabled on both tiles. Two clock blocks can be used to clock the USB ports. One clock block for the TXDATA path, and one clock block for the RXDATA path. Details on how to connect those ports are documented in an application note on USB for xcore.ai.



11.1 USB VBUS

If you use the USB PHY to design a self-powered *USB-device*, then the device must be able to detect the presence of VBus on the USB connector (so the device can disconnect its pull-up resistors from D+/D- to ensure the device does not have any voltage on the D+/D- pins when VBus is not present, "USB Back Voltage Test"). This requires a GPIO pin XnDnn to be connected to the VBUS pin of the USB connector as is shown in [Figure 24](#);

lib_xud needs to be configured to use the chosen GPIO pin to enable/disable the D+/D-pull-ups.




Figure 24:
Self powered
USB-device

When connecting a USB cable to the device it is possible an overvoltage transient will be present on VBus due to the inductance of the USB cable combined with the required input capacitor on VBus. The circuit in Figure 24 ensures that the transient does not damage the device. The 220k series resistor and 1-10uF capacitor ensure that any input transient is filtered and does not reach the device. A resistor to ground divides the 5V VBUS voltage, and makes sure that the signal on the GPIO pin is not more than the IO voltage. It should be 100K for a 1.8V IO domain, or 330K for a 3.3V IO domain. The 47k resistor to ground is a bleeder resistor to discharge the input capacitor when VBus is not present. The 1-10uF input capacitor is required as part of the USB specification. A typical value would be 2.2uF to ensure the 1uF minimum requirement is met even under voltage bias conditions.

In any case, extra components (such as a ferrite bead and diodes) may be required for EMC compliance and ESD protection. Different wiring is required for USB-host and USB-OTG.

11.2 Logical Core Requirements

The XMOS XUD library runs in a single logical core with endpoint and application cores communicating with it via a combination of channel communication and shared memory variables.

Each IN (host requests data from device) or OUT (data transferred from host to device) endpoint requires one logical core.

12 MIPI PHY

The device has a two Data Lane MIPI D-PHY receiver on board, capable of receiving MIPI data at up to 1.5 Gbps. The MIPI D-PHY has three differential pairs. By default, DP0/DN0 are lane one, DP1/DN1 are the clock, and DP2/DN2 are an optional second lane. The lanes can be configured (and the lanes/clocks swapped around) using the MIPI lane configuration register, see Appendix D.38.




Figure 25:
Connecting a MIPI device

The MIPI receiver has a decoder for common CSI-2 packed formats, and is connected to the ports shown in Figure 25. The MIPI block is clocked from its own clock source that can either be driven from the system PLL (divide by 4 min), or from the secondary PLL. See Section 7 on how to set the clocks.

13 JTAG

The JTAG module can be used for loading programs, boundary scan testing, and in-circuit source-level debugging. JTAG can be used for programming flash and the OTP by loading code onto the device that will program the flash and/or OTP. All JTAG signals use a 1.8V supply.




Figure 26:
JTAG chain structure

The JTAG chain structure is illustrated in Figure 26. It comprises a single IEEE 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and 32-bit DR. It also provides access to a chip TAP that in turn can access the xCORE Tile for loading code and debugging.

The TRST_N pin can be left not connected, or used to reset the JTAG module. The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior



to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin. This pin should have an external pull up of 4K7-47K Ω or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 27.

Figure 27:
IDCODE return value

Device Identification Register																																Bit0						
Version				Part Number																Manufacturer Identity												1						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	1
0				0				0				0				6				6				3				3										

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 28. The OTP User ID field is read from bits [13:0] of the OTP_JTAG_USER_WORD on xCORE Tile 0, see Section 10.4 (all zero on unprogrammed devices). The OTP User ID field is set by the boot ROM when it executes after the device reset has been de-asserted, so its value is not available to read when the device is in reset.

Figure 28:
USERCODE return value

Usercode Register																																Bit0						
OTP User ID																Silicon Revision																						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	
0				0				0				0				0				A				0				4										

You can program the PLL and reset the device over JTAG. When IR is set to eight, the DR value is shifted directly into the PLL settings register (Appendix D.5), which includes bits for resetting the device and for setting the “boot-from-JTAG” bit. Note that if TCK is not free running then at least 100 TCK clocks must be provided after shifting the value into DR for the write to take effect.

14 Board Integration

The device has power and ground pins for different supplies. Several pins of each type may be provided to minimize the effect of inductance within the package, all of which must be connected.

- ▶ VDD pins for the xCORE Tile. The VDD supply should be well decoupled at high frequencies. Place many (at least 12) 100 nF low inductance multi-layer ceramic capacitors close to the chip between the supplies and GND.
- ▶ VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, bottom, top, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply. The VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND, for example, one 100nF 0402 low inductance MLCCs on each supply pin. If you use 1.8V for any of the VDDIOL, VDDIOT, or VDDIOR domains, then you must strap the corresponding LV_L_N, LV_T_N, or LV_R_N pins to GROUND
- ▶ PLL_AVDD pin for the PLL, with an associated PLL_AGND. The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very

clean power supply, and a low pass filter (for example, a 1 μ F multi-layer ceramic capacitor and a ferrite of 600 ohm at 100MHz and DCR < 1ohm, eg, Taiyo Yuden BKH1005LM601-T) is recommended on this pin.

- ▶ PLL_AVDD2 pins for the secondary PLL, with an associated PLL_AGND2. This should be filtered the same way as PLL_AVDD.
- ▶ OTP_VCC pins for the OTP
- ▶ A MIPI_VDD09 pin for the analogue core supply to the MIPI D-PHY , with an associated MIPI_GND09. This supply needs a 1 μ F decoupler close to the pin. Connect MIPI_VDD09 to ground if MIPI is not used in the design.
- ▶ A MIPI_VDD18 pin for the analogue 1.8V supply to the MIPI D-PHY. This supply needs a 1 μ F decoupler close to the pin. Connect MIPI_VDD18 to ground if MIPI is not used in the design.
- ▶ A USB_VDD18 pin for the analogue 1.8V supply to the USB-PHY, with an associated USB_GND18. You can leave USB_VDD18 unconnected if USB is not used in the design.
- ▶ A USB_VDD33 pin for the analogue 3.3V supply to the USB-PHY. You can leave USB_VDD33 unconnected if USB is not used in the design.
- ▶ GND for all other supplies, including VDD and VDDIO.

All ground pins must be connected directly to the board ground. The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 μ F should be placed on VDD and VDDIO supplies.

The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

Power sequencing is summarised in Figure 29. VDDIO and VDD can ramp up independently. In order to reduce stresses on the device, it is preferable to make them ramp up within a short time of each other, no more than 50 ms apart. You must ensure that the VDDIOL, VDDIOT, and VDDIOR domains are valid before the device is taken out of reset, as the boot pins are on VDDIOL. If you use a single 1.8V VDDIO power supply, then the on-chip power-on-reset will ensure that reset stays low until all supplies are valid. If you use multiple power supplies, then you must either ensure that RST_N stays asserted until the VDDIOL/R/T domains are valid, or ensure that VDDIOL/R/T are valid by the time that VDDIOB18 and VDD are valid.

In the condition where the VDDIOB18 supply is off (below spec minimum) and the VDD supply is on (above spec minimum) then the VDDIOL/R/T supplies default to being in 1.8V nominal mode and the absolute maximum ratings for that mode apply (see AMR table).

This means that, for systems with a 3.3V VDDIO supply, while the VDDIOB18 supply is off, the 3.3V supply should not rise above 1.98V unless the VDD supply is off. A simple way to meet these conditions is to ensure the VDDIOB18 supply is not turned on last. Most systems can meet this requirement without explicit power sequencing.





Figure 29:
Sequencing of power supplies and RST_N (if used)

14.1 Differential pair signal routing and placement

If you are using the USB PHY and/or the MIPI D-PHY, then you should route the differential pair marked D+ and D- carefully in order to ensure signal integrity. The D+ and D- lines are the positive and negative data polarities of a high speed signal respectively. Their high-speed differential nature implies that they must be coupled and properly isolated. The board design must ensure that the board traces for D+ and D- are tightly matched. In addition the differential impedance of D+ and D- must meet its specifications. We route MIPI D-PHY signals as loosely coupled pairs. Figures 30 and 31 show guidelines on how to space and stack the board when routing differential pairs.

Figure 30:
Spacings of a low speed signal, two differential pairs and a high speed signal



14.2 General routing and placement guidelines

The following guidelines will help to avoid signal quality and EMI problems on high speed designs. They relate to a four-layer (Signal, GND, Power, Signal) PCB.



Parameter	USB		MIPI	
	Value	Unit	Value	Unit
Impedance	90	Ω	2x~50	Ω
W : trace width	0.12	mm	0.125	mm
S_1 : spacing between D+/D-	0.10	mm	0.275	mm
S_2 : spacing between diff pairs	0.51	mm	0.625	mm
S_3 : spacing to high speed signal	1.27	mm	1.27	mm
H : di-electric height	0.10	mm	0.10	mm
Skew between D+/D-	1	mm	0.5	mm
Skew between clock/data	N/A		2	mm

Figure 31:
Differential
pair
parameters

For best results, most of the routing should be done on the top layer (assuming the devices are on the top layer) closest to GND. Reference planes should be below the transmission lines in order to maintain control of the trace impedance.

We recommend that the high-speed clock and high-speed differential pairs are routed first before any other routing. When routing high speed signals, the following guidelines should be followed:

- ▶ High speed differential pairs should be routed together.
- ▶ High-speed signal pair traces should be trace-length matched.
- ▶ Ensure that high speed signals (clocks, differential pairs) are routed as far away from off-board connectors as possible.
- ▶ High-speed clock and periodic signal traces that run parallel should be at least a distance S_3 away from D+/D- (see Figure 30 and Figure 31).
- ▶ Low-speed and non-periodic signal traces that run parallel should be at least S_2 away from D+/D- (see Figure 30 and Figure 31).
- ▶ Route high speed signals on the top of the PCB wherever possible.
- ▶ Route high speed traces over continuous power planes, with no breaks. If a trade-off must be made, changing signal layers is preferable to crossing plane splits.
- ▶ Follow the $20 \times h$ rule; keep traces $20 \times h$ (the height above the power plane) away from the edge of the power plane.
- ▶ Use a minimum of vias in high speed traces.
- ▶ Avoid corners in the trace. Where necessary, rather than turning through a 90 degree angle, use two 45 degree turns or an arc.
- ▶ DO NOT route differential pair traces near clock sources, clocked circuits or magnetic devices.
- ▶ Avoid stubs on high speed signals.

In order to optimise MIPI routing, the D+/D- pairs can be swapped, and the lane/clock differential pairs can be reassigned, see Appendix [D.38](#).

14.3 Land patterns and solder stencils

The package is a 265 ball Fine Ball Grid Array (FBGA) on a 0.8 mm pitch.

The land patterns and solder stencils will depend on the PCB manufacturing process. We recommend you design them with using the IPC specifications "*Generic Requirements for Surface Mount Design and Land Pattern Standards*" [IPC-7351B](#). This standard aims to achieve desired targets of heel, toe and side fillets for solder-joints. The mechanical drawings in Section [16](#) specify the dimensions and tolerances.

14.4 Ground and Thermal Vias

Vias from the ground balls into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. The central ground balls form the main thermal path for heat dissipation and you should aim to use one via per BGA ball into the ground plane.

14.5 Moisture Sensitivity

XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorb moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination.

All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from *Joint IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices* [J-STD-033D](#).

14.6 Reflow

The package is RoHS compliant and uses Pb-free solder balls for connection to the system PCB. For this reason, a Pb-free solder paste and reflow profile should be used to generate a reliable interconnect. You should ensure that the board assembly process is optimised for the design; for details of the recommended reflow profile, please refer to the Joint IPC/JEDEC standard [J-STD-020](#).

15 Electrical Characteristics

15.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Symbol	Parameter	MIN	MAX	UNITS	Notes
VDD	Tile DC supply voltage	-0.5	1.05	V	
PLL_AVDD*	PLL analog supplies	-0.5	1.05	V	
VDDIOB18	I/O supply voltage	-0.5	1.98	V	
OTP_VCC	OTP supply voltage	-0.5	1.98	V	
Tj	Active junction temperature	-40	125	°C	
Tstg	Storage temperature	-65	150	°C	
V(Vin)	Voltage applied to any IO pin	-0.5	VDDIO+0.5	V	
I(XxDxx)	Current per GPIO pin	-25	25	mA	A
I(VDDIOL)	Sum of current for VDDIOL		252	mA	B, C, D
I(VDDIOR)	Sum of current for VDDIOR		378	mA	B, C, D
I(VDDIOT)	Sum of current for VDDIOT		504	mA	B, C, D
I(VDDIOB18)	Sum of current for VDDIOB18		126	mA	B, C, D
VDDIOL (1V8 nom)	I/O supply voltage	-0.5	1.98	V	
VDDIOR (1V8 nom)	I/O supply voltage	-0.5	1.98	V	
VDDIOT (1V8 nom)	I/O supply voltage	-0.5	1.98	V	
VDDIOL (3V3 nom)	I/O supply voltage	-0.5	3.63	V	E
VDDIOR (3V3 nom)	I/O supply voltage	-0.5	3.63	V	E
VDDIOT (3V3 nom)	I/O supply voltage	-0.5	3.63	V	E

Figure 32:
Absolute
maximum
ratings

A At 1.8V

B Exceeding these current limits will result in premature aging and reduced lifetime.

C This current consumption must be evenly distributed over all VDDIO pins.

D All main power (VDD, VDDIO) and ground (VSS) pins must always be connected.

E Refer to Section 14 for sequencing information

15.2 Operating Conditions

Please note that the numbers below are preliminary. Contact XMOS for information about other temperature ranges.

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.855	0.900	0.945	V	
VDDIOL 1v8	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOT 1v8	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOR 1v8	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOB18	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOL 3v3	I/O supply voltage	2.97	3.30	3.63	V	
VDDIOT 3v3	I/O supply voltage	2.97	3.30	3.63	V	
VDDIOR 3v3	I/O supply voltage	2.97	3.30	3.63	V	
USB_VDD33	USB tile analog supply	3.0	3.3	3.6	V	
USB_VDD18	USB tile analog supply	1.62	1.80	1.98	V	
PLL_AVDD*	PLL analog supplies	0.855	0.90	0.945	V	
MIPI_VDD09	MIPI 0.9V analog supply	0.855	0.90	0.99	V	
MIPI_VDD18	MIPI 1.8V analog supply	1.62	1.80	1.98	V	
Ta	Ambient operating temperature (Commercial)	0		70	°C	
	Ambient operating temperature (Industrial)	-40		85	°C	

Figure 33:
Operating conditions

15.3 DC Characteristics - VDDIO=1V8

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	0.65 x VDDIO		VDDIO + 0.3	V	A
V(IL)	Input low voltage	-0.3		0.35 x VDDIO	V	A
V(T+)	Hysteresis threshold up	0.4 x VDDIO		0.7 x VDDIO	V	B
V(T-)	Hysteresis threshold down	0.3 x VDDIO		0.6 x VDDIO	V	B
V(HYS)	Input hysteresis voltage	0.1 x VDDIO		0.4 x VDDIO	V	B
V(OH)	Output high voltage	1.35			V	C
V(OL)	Output low voltage			0.24	V	C
I(PU)	Internal pull-up current (Vin=0V)	-35			µA	D
I(PD)	Internal pull-down current (Vin=VDDIO)			32	µA	D
I(LC)	Input leakage current			115	nA	
Ci	Input capacitance		6		pF	

Figure 34:
DC characteristics


A All pins except power supply pins.

B When Schmitt-Trigger enabled

C Measured with 2 mA drivers sourcing 2 mA.

Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to overcome the internal pull current.

Figure 35:
Typical internal pull-down and pull-up currents at 1V8



15.4 DC Characteristics, VDDIO=3V3

Figure 36:
DC characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2		VDDIO+0.3	V	A
V(IL)	Input low voltage	-0.3		0.8	V	A
V(T+)	Hysteresis threshold up	0.9		2.1	V	B
V(T-)	Hysteresis threshold down	0.7		1.9	V	B
V(HYS)	Input hysteresis voltage	0.2		1.0	V	B
V(OH)	Output high voltage	2.68			V	C
V(OL)	Output low voltage			0.23	V	C
I(PU)	Internal pull-up current (Vin=0V)	-65			μA	D
I(PD)	Internal pull-down current (Vin=VDDIO)			54	μA	D
I(LC)	Input leakage current			176	nA	
Ci	Input capacitance		6		pF	


A All pins except power supply pins.

B When Schmitt-Trigger enabled

C Measured with 2 mA drivers sourcing 2 mA.

D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to D overcome the internal pull current.

Figure 37:
Typical internal pull-down and pull-up currents at 3V3



15.5 ESD Stress Voltage

Figure 38:

ESD stress voltage

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
HBM	Human body model	-2000		2000	V	
CDM	Charged Device Model	-500		500	V	

15.6 Reset Timing

Figure 39:

Reset timing

Symbol	Parameters	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			μs	
Vth(VDD)	POR threshold for VDD	0.722		0.798	V	
Vth(VDDIOB18)	POR threshold for VDDIOB18	1.425		1.575	V	
T(INIT)	Initialization time		295	480	μs	A

A Shows the time taken to start booting after RST_N has gone high.

15.7 Power Consumption

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I _{ddq} (VDD)	Quiescent VDD current		5		mA	A, B, C
PD	Tile power dissipation		0.4	1.1	mW/MHz	A, D, E
I(VDD)	Active VDD current (Speed Grade 24)		225	830	mA	A, F
	Active VDD current (Speed Grade 32)		300	1110	mA	A, F
P(VDD)	Active VDD power (Speed Grade 24)		203	750	mW	A, F
	Active VDD power (Speed Grade 32)		270	1000	mW	A, F
I(PLL_AVDD)	PLL_AVDD current	0.2	5		mA	G
I(USB_VDD33) (hs)	VDD33 current in HS mode		0.8	1	mA	
I(USB_VDD33) (fs tx)	VDD33 current on FS transmission	7		25	mA	
I(USB_VDD18) (hs)	VDD18 current in HS mode		30	36	mA	
I(USB_VDD18) (fs tx)	VDD18 current on FS transmission		6.8	8.2	mA	
I(VDD) (hs)	VDD current in hs mode		6	9	mA	
I(VDD) (fs tx)	VDD current for USB FS tx		1.6	6.5	mA	
I(MIPI_VDD09A)	MIPI_VDD09A current		5.5		mA	
I(MIPI_VDD18A)	MIPI_VDD18A current		10		mA	

Figure 40:
xCORE Tile
currents

A Use for budgetary purposes only.

B Assumes typical tile and I/O voltages with no switching activity.

C Excludes PLL current.

D Assumes typical tile and I/O voltages with nominal switching activity.

E PD(TYP) value is the usage power consumption under typical operating conditions.

F Measurement conditions: VDD = 0.9 V, VDDIO = 1.8 V, 25 °C.

G PLL_AVDD = 0.9 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

15.8 Clock

Please note that the numbers below are preliminary. Contact XMOS for information about other speed ranges.

Figure 41:
Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Input frequency	8	24	30	MHz	
SR(CLK)	Slew rate, clock	0.1			V/ns	
TJ(LT)	Long term input jitter (pk-pk)			2	%	A, B
f(MAX)	Core clock frequency (Speed Grade 24)			600	MHz	C
	Core clock frequency (Speed Grade 32)			800	MHz	C

A Percentage of CLK period.

B When used with an external oscillator on XIN

C Assumes typical tile and I/O voltages with nominal activity.

15.9 xCORE Tile I/O AC Characteristics

The 10%-90% rise and fall times on output pins are shown below.

Figure 42:
I/O AC characteristics
1V8

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
Trise	Rise time of output pins	0.76		2.09	ns	A
Tfall	Fall time of output pins	0.68		2.33	ns	A

A With a 5 pf Load @ 4mA drive strength

Figure 43:
I/O AC characteristics
3V3

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
Trise	Rise time of output pins	0.88		2.56	ns	A
Tfall	Fall time of output pins	0.91		2.59	ns	A

A With a 5 pf Load @ 4mA drive strength

15.10 xConnect Link Performance

Figure 44:
Link performance

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	A, B
B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	A, B
B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	B
B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	B

Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and A payload.

B 7.5 ns symbol time.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.


15.11 JTAG Timing

Figure 45:
JTAG timing

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f(TCK_D)	TCK frequency (debug)			25	MHz	
f(TCK_B)	TCK frequency (boundary scan)			25	MHz	

All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.

16 Package Information




SYMBOL	MIN.	NOM.	MAX.
A	1.17	1.27	1.37
A1	0.26	0.31	0.36
A2	0.91	0.96	1.01
D	13.90	14.00	14.10
E	13.90	14.00	14.10
I	0.60 REF.		
J	0.60 REF.		
M	17X17 <DEPOPULATED>		
aaa			0.12
bbb			0.10
b	0.35	0.40	0.45
e	0.80 TYP.		
c	0.26 REF.		

NOTE:

- "e" REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- "M" REPRESENTS THE MAXIMUM SOLDER BALL MATRIX SIZE.
- $\triangle 3$ DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO PRIMARY DATUM $\square C$.
- $\triangle 4$ PRIMARY DATUM $\square C$ AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- AFTER REFLOW, DIMENSION "b" IS 0.420



16.1 Part Marking



17 Ordering Information

Please note that the numbers below are preliminary. Contact XMOS for information about other temperature and speed ranges.

Product Code	Marking	Qualification	Speed Grade
XU316-1024-FB265-C24	V16A0	Commercial	2400 MIPS
XU316-1024-FB265-C32	V16A0C8	Commercial	3200 MIPS
XU316-1024-FB265-I24	V16A0I6	Industrial	2400 MIPS
XU316-1024-FB265-I32	V16A0I8	Industrial	3200 MIPS

Figure 47: Orderable part numbers

Appendices

A Configuration of the XU316-1024-FB265

The device is configured through banks of registers, as shown in Figure 48.




Figure 48:
Registers

The following communication sequences specify how to access those registers. Any messages transmitted contain the most significant 24 bits of the channel-end to which a response is to be sent. This comprises the node-identifier and the channel number within the node. If no response is required on a write operation, supply 24-bits with the last 8-bits set, which suppresses the reply message. Any multi-byte data is sent most significant byte first.

Registers are addressed by a number, for each register a symbolic constant is defined in the `xs1.h` include file which has one of the following three names:

- ▶ `XS1_PS_NAME` for processor status registers.
- ▶ `XS1_PSWITCH_NAME_NUM` for tile configuration registers.
- ▶ `XS1_SSWITCH_NAME_NUM` for node configuration registers.

Each register typically comprises a set of *bit-fields* that control individual functions. These bitfields are specified in the tables in subsequent appendices. Macros are defined in the `xs1.h` include file which perform the following support functions:

- ▶ `XS1_NAME(x)` The value of the bitfield extracted from a word `x`.
- ▶ `x = XS1_NAME_SET(x, v)` Setting the bitfield in a word `x` to the value `v`.

Registers and bit-fields have permissions as follows:

- RO** read-only
- RW** read and write

- D.. Only works when processor is in Debug mode.
- C.. Conditional permission, see Appendix C.4.

A.1 Accessing a processor status register

The processor status registers are accessed directly from the processor instruction set. The instructions GETPS and SETPS read and write a word. The register number should be translated into a processor-status resource identifier by shifting the register number left 8 places, and ORing it with 0x0B. Alternatively, the functions `getps(reg)` and `setps(↔ reg, value)` can be used from XC.

A.2 Accessing an xCORE Tile configuration register

xCORE Tile configuration registers can be accessed through the interconnect using the functions `write_tile_config_reg(tile_ref, ...)` and `read_tile_config_reg(tile_ref, ↔ ...)`, where `tile_ref` is the name of the xCORE Tile, e.g. `tile[1]`. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the xCORE tile configuration registers. The destination of the channel-end should be set to `0xnnnnnc20c` where `nnnnn` is the tile-identifier.

A write message comprises the following:

control-token 192	24-bit response channel-end identifier	16-bit register number	32-bit data	control-token 1
----------------------	---	---------------------------	----------------	--------------------

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

control-token 193	24-bit response channel-end identifier	16-bit register number	control-token 1
----------------------	---	---------------------------	--------------------

The response to the read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

A.3 Accessing node configuration

Node configuration registers can be accessed through the interconnect using the functions `write_node_config_reg(device, ...)` and `read_node_config_reg(device, ...)`, where `device` is the name of the node. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the node configuration registers. The destination of the channel-end should be set to `0xnnnnnc30c` where `nnnn` is the node-identifier.

A write message comprises the following:



control-token 192	24-bit response channel-end identifier	16-bit register number	32-bit data	control-token 1
----------------------	---	---------------------------	----------------	--------------------

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

control-token 193	24-bit response channel-end identifier	16-bit register number	control-token 1
----------------------	---	---------------------------	--------------------

The response to a read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).



B Processor Status Configuration

The processor status control registers can be accessed directly by the processor using processor status reads and writes (use `getps(reg)` and `setps(reg,value)` for reads and writes).

The identifiers for the registers needs a prefix "XS1_PS_" and a postfix "_NUM", and are declared in "xs1.h"

Number	Perm	Description	Register identifier
0x00	RW	RAM base address	RAM_BASE
0x01	RW	Vector base address	VECTOR_BASE
0x02	RW	xCORE Tile control	XCORE_CTRL0
0x03	RO	xCORE Tile boot status	BOOT_CONFIG
0x05	RW	Security configuration	SECURITY_CONFIG
0x06	RW	Ring Oscillator Control	RING_OSC_CTRL
0x07	RO	Ring Oscillator Value	RING_OSC_DATA0
0x08	RO	Ring Oscillator Value	RING_OSC_DATA1
0x09	RO	Ring Oscillator Value	RING_OSC_DATA2
0x0A	RO	Ring Oscillator Value	RING_OSC_DATA3
0x0C	RO	RAM size	RAM_SIZE
0x10	DRW	Debug SSR	DBG_SSR
0x11	DRW	Debug SPC	DBG_SPC
0x12	DRW	Debug SSP	DBG_SSP
0x13	DRW	DGETREG operand 1	DBG_T_NUM
0x14	DRW	DGETREG operand 2	DBG_T_REG
0x15	DRW	Debug interrupt type	DBG_TYPE
0x16	DRW	Debug interrupt data	DBG_DATA
0x18	DRW	Debug core control	DBG_RUN_CTRL
0x20 .. 0x27	DRW	Debug scratch	DBG_SCRATCH
0x30 .. 0x33	DRW	Instruction breakpoint address	DBG_IBREAK_ADDR
0x40 .. 0x43	DRW	Instruction breakpoint control	DBG_IBREAK_CTRL
0x50 .. 0x53	DRW	Data watchpoint address 1	DBG_DWATCH_ADDR1
0x60 .. 0x63	DRW	Data watchpoint address 2	DBG_DWATCH_ADDR2
0x70 .. 0x73	DRW	Data breakpoint control register	DBG_DWATCH_CTRL

Figure 49:
Summary

Figure 50:
Summary
(continued)

Number	Perm	Description	Register identifier
0x80 .. 0x83	DRW	Resources breakpoint mask	DBG_RWATCH_ADDR1
0x90 .. 0x93	DRW	Resources breakpoint value	DBG_RWATCH_ADDR2
0x9C .. 0x9F	DRW	Resources breakpoint control register	DBG_RWATCH_CTRL

B.1 RAM base address

RAM_BASE 0x00

This register contains the base address of the RAM. It is initialized to 0x00080000.

0x00:
RAM base
address

Bits	Perm	Init	Description	Identifier
31:2	RW		Most significant 16 bits of all addresses.	WORD_ADDRESS_BITS
1:0	RO	-	Reserved	

B.2 Vector base address

VECTOR_BASE 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

0x01:
Vector base
address

Bits	Perm	Init	Description	Identifier
31:19	RW		The event and interrupt vectors.	VECTOR_BASE
18:0	RO	-	Reserved	

B.3 xCORE Tile control

XCORE_CTRL0 0x02

Register to control features in the xCORE tile

0x02:
xCORE Tile
control

Bits	Perm	Init	Description	Identifier
31:13	RO	-	Reserved	
12:11	RW	3	Specify size of a connected LPDDR device (options are: 128,256,512Mbits, 1Gbit),	XCORE_CTRL0_EXTMEM_DEVICE_SIZE
10	RW	0	Disable RAMs to save power (contents will be lost)	XCORE_CTRL0_RAMSHUTDOWN
9	RW	0	Enable memory auto-sleep feature	XCORE_CTRL0_MEMSLEEP_ENABLE
8	RW	0	Enable MIPI interface periph ports	XCORE_CTRL0_MIP1_ENABLE
7:5	RO	-	Reserved	
4	RW	0	Enable the clock divider. This divides the output of the PLL to facilitate one of the low power modes.	XCORE_CTRL0_CLK_DIVIDER_EN
3:1	RO	-	Reserved	
0	RW	0	Enable External memory interface	XCORE_CTRL0_EXTMEM_ENABLE

B.4 xCORE Tile boot status

BOOT_CONFIG 0x03

This read-only register describes the boot status of the xCORE tile.

0x03:
xCORE Tile
boot status

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	RO		Processor number.	BOOT_CONFIG_PROCESSOR
15:9	RO	-	Reserved	
8	RO		Overwrite BOOT_MODE.	BOOT_CONFIG_SECURE_BOOT
7:5	RO	-	Reserved	
4	RO		Cause the ROM to not poll the OTP for correct read levels	BOOT_CONFIG_DISABLE_OTP_POLL
3	RO		Boot ROM boots from RAM	BOOT_CONFIG_BOOT_FROM_RAM
2	RO		Boot ROM boots from JTAG	BOOT_CONFIG_BOOT_FROM_JTAG
1:0	RO		The boot PLL mode pin value.	BOOT_CONFIG_PLL_MODE_PINS

B.5 Security configuration

SECURITY_CONFIG 0x05

Copy of the security register as read from OTP.

0x05:
Security
configuration

Bits	Perm	Init	Description	Identifier
31	RW		Disables write permission on this register	SECUR_CFG_DISABLE_ACCESS
30:15	RO	-	Reserved	
14	RW		Disable access to XCore's global debug	SECUR_CFG_DISABLE_GLOBAL_DEBUG
13:10	RO	-	Reserved	
9	RW		Disable read access to OTP.	SECUR_CFG_OTP_READ_LOCK
8	RW		Prevent access to OTP SBPI interface to prevent programming and other functions.	SECUR_CFG_OTP_PROGRAM_DISABLE
7	RW		Combine OTP into a single address-space for reading.	SECUR_CFG_OTP_COMBINED
6	RO	-	Reserved	
5	RW		Override boot mode and read boot image from OTP	SECUR_CFG_SECURE_BOOT
4	RW		Disable JTAG access to the PLL/BOOT configuration registers	SECUR_CFG_DISABLE_PLL_JTAG
3:1	RO	-	Reserved	
0	RW		Disable access to XCore's JTAG debug TAP	SECUR_CFG_DISABLE_XCORE_JTAG

B.6 Ring Oscillator Control

RING_OSC_CTRL 0x06

There are four free-running oscillators that clock four counters. The oscillators can be started and stopped using this register. The counters should only be read when the ring oscillator has been stopped for at least 10 core clock cycles (this can be achieved by inserting two nop instructions between the SETPS and GETPS). The counter values can be read using two subsequent registers. The ring oscillators are asynchronous to the xCORE tile clock and can be used as a source of random bits.

0x06:
Ring Oscillator
Control

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	0	Core ring oscillator enable.	RING_OSC_CORE_ENABLE
0	RW	0	Set to 1 to enable the core peripheral ring oscillator.	RING_OSC_PERPH_ENABLE

B.7 Ring Oscillator Value

RING_OSC_DATA0 0x07

This register contains the current count of the xCORE Tile Cell ring oscillator. This value is not reset on a system reset.

0x07:
Ring Oscillator
Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_OSC_DATA

B.8 Ring Oscillator Value

RING_OSC_DATA1 0x08

This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset.

0x08:
Ring Oscillator
Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_OSC_DATA

B.9 Ring Oscillator Value

RING_OSC_DATA2 0x09

This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset.

0x09:
Ring Oscillator
Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_OSC_DATA

B.10 Ring Oscillator Value

RING_OSC_DATA3 0x0A

This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset.

0x0A:
Ring Oscillator
Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_OSC_DATA

B.11 RAM size

RAM_SIZE 0x0C

The size of the RAM in bytes

0x0C:
RAM size

Bits	Perm	Init	Description	Identifier
31:2	RO		Most significant 16 bits of all addresses.	WORD_ADDRESS_BITS
1:0	RO	-	Reserved	

B.12 Debug SSR

DBG_SSR 0x10

This register contains the value of the SSR register when the debugger was called.

0x10:
Debug SSR

Bits	Perm	Init	Description	Identifier
31:11	RO	-	Reserved	
10	DRW		1 if in high priority mode	SR_QUEUE
9	DRW		1 if, on kernel entry, the thread will switch to dual issue.	SR_KED I
8	RO		1 when in dual issue mode.	SR_DI
7	DRW		1 when the thread is in fast mode and will continually issue.	SR_FAST
6	DRW		1 when the thread is paused waiting for events, a lock or another resource.	SR_WAITING
5	RO	-	Reserved	
4	DRW		1 when in kernel mode.	SR_INK
3	DRW		1 when in an interrupt handler.	SR_ININT
2	DRW		1 when in an event enabling sequence.	SR_INENB
1	DRW		1 when interrupts are enabled for the thread.	SR_IEBLE
0	DRW		1 when events are enabled for the thread.	SR_EEBLE

B.13 Debug SPC

DBG_SPC 0x11

This register contains the value of the SPC register when the debugger was called.



0x11:
Debug SPC

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.14 Debug SSP

DBG_SSP 0x12

This register contains the value of the SSP register when the debugger was called.

0x12:
Debug SSP

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.15 DGETREG operand 1

DBG_T_NUM 0x13

The resource ID of the logical core whose state is to be read.

0x13:
DGETREG
operand 1

Bits	Perm	Init	Description	Identifier
31:8	RO	-	Reserved	
7:0	DRW		Thread number to be read	DBG_T_NUM_NUM

B.16 DGETREG operand 2

DBG_T_REG 0x14

Register number to be read by DGETREG

0x14:
DGETREG
operand 2

Bits	Perm	Init	Description	Identifier
31:5	RO	-	Reserved	
4:0	DRW		Register number to be read	DBG_T_REG_REG

B.17 Debug interrupt type

DBG_TYPE 0x15

Register that specifies what activated the debug interrupt.

Bits	Perm	Init	Description	Identifier
31:18	RO	-	Reserved	
17:16	DRW		Number of the hardware breakpoint/watchpoint which caused the interrupt (always 0 for =HOST= and =DCALL=). If multiple breakpoints/watchpoints trigger at once, the lowest number is taken.	DBG_TYPE_HW_NUM
15:8	DRW		Number of thread which caused the debug interrupt (always 0 in the case of =HOST=).	DBG_TYPE_T_NUM
7:3	RO	-	Reserved	
2:0	DRW	0	Indicates the cause of the debug interrupt 1: Host initiated a debug interrupt through JTAG 2: Program executed a DCALL instruction 3: Instruction breakpoint 4: Data watch point 5: Resource watch point	DBG_TYPE_CAUSE

0x15:
Debug
interrupt type

B.18 Debug interrupt data

DBG_DATA 0x16

On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it contains the resource identifier.

0x16:
Debug
interrupt data

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.19 Debug core control

DBG_RUN_CTRL 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

0x18:
Debug core
control

Bits	Perm	Init	Description	Identifier
31:8	RO	-	Reserved	
7:0	DRW		1-hot vector defining which threads are stopped when not in debug mode. Every bit which is set prevents the respective thread from running.	DBG_RUN_CTRL_STOP

B.20 Debug scratch

DBG_SCRATCH 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the [Debug Scratch registers in the xCORE tile configuration](#).

0x20 .. 0x27:
Debug scratch

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.21 Instruction breakpoint address DBG_IBREAK_ADDR 0x30 .. 0x33

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

0x30 .. 0x33:
Instruction
breakpoint
address

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.22 Instruction breakpoint control DBG_IBREAK_CTRL 0x40 .. 0x43

This register controls which logical cores may take an instruction breakpoint, and under which condition.

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	DRW	0	A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread.	BRK_THREADS
15:2	RO	-	Reserved	
1	DRW	0	When 0 break when PC == IBREAK_ADDR. When 1 = break when PC != IBREAK_ADDR.	IBRK_CONDITION
0	DRW	0	When 1 the breakpoint is enabled.	BRK_ENABLE

0x40 .. 0x43:
Instruction
breakpoint
control

B.23 Data watchpoint address 1 DBG_DWATCH_ADDR1 0x50 .. 0x53

This set of registers contains the first address for the four data watchpoints. Condition *A* of a watchpoint is met if the effective address of an instruction is greater than or equal to the value in this register.

The CTRL register for the watchpoint will dictate whether the watchpoint triggers on stores only or on loads and stores, and whether it requires either condition *A* or *B*, or both *A* and *B*.

0x50 .. 0x53:Data
watchpoint
address 1

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.24 Data watchpoint address 2 `DBG_DWATCH_ADDR2 0x60 .. 0x63`

This set of registers contains the second address for the four data watchpoints. Condition *B* of a watchpoint is met if the effective address of an instruction is less than or equal to the value in this register.

The CTRL register for the watchpoint will dictate whether the watchpoint triggers on stores only or on loads and stores, and whether it requires either condition *A* or *B*, or both *A* and *B*.

0x60 .. 0x63:Data
watchpoint
address 2

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.25 Data breakpoint control register `DBG_DWATCH_CTRL 0x70 .. 0x73`

This set of registers controls each of the four data watchpoints.

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	DRW	0	A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread.	BRK_THREADS
15:3	RO	-	Reserved	
2	DRW	0	When 1 the breakpoints will be triggered on loads.	BRK_LOAD
1	DRW	0	Determines the break condition: 0 = A AND B, 1 = A OR B.	D BRK_CONDITION
0	DRW	0	When 1 the breakpoint is enabled.	BRK_ENABLE

0x70 .. 0x73:Data
breakpoint
control
register**B.26 Resources breakpoint mask** `DBG_RWATCH_ADDR1 0x80 .. 0x83`

This set of registers contains the mask for the four resource watchpoints.

0x80 .. 0x83:Resources
breakpoint
mask

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS



B.27 Resources breakpoint value DBG_RWATCH_ADDR2 0x90 .. 0x93

This set of registers contains the value for the four resource watchpoints.

0x90 .. 0x93:

Resources
breakpoint
value

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.28 Resources breakpoint control register DBG_RWATCH_CTRL 0x9C .. 0x9F

This set of registers controls each of the four resource watchpoints.

0x9C .. 0x9F:

Resources
breakpoint
control
register

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	DRW	0	A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread.	BRK_THREADS
15:2	RO	-	Reserved	
1	DRW	0	When 0 break when condition A is met. When 1 = break when condition B is met.	BRBK_CONDITION
0	DRW	0	When 1 the breakpoint is enabled.	BRK_ENABLE

C Tile Configuration

The xCORE Tile control registers can be accessed using configuration reads and writes (use `write_tile_config_reg(tileref, ...)` and `read_tile_config_reg(tileref, ...)` for reads and writes).

The identifiers for the registers needs a prefix "XS1_PSWITCH_" and a postfix "_NUM", and are declared in "xs1.h"

Number	Perm	Description	Register identifier
0x00	CRO	Device identification	DEVICE_ID0
0x01	CRO	xCORE Tile description 1	DEVICE_ID1
0x02	CRO	xCORE Tile description 2	DEVICE_ID2
0x04	CRW	PSwitch permissions	DBG_CTRL
0x05	CRW	Cause debug interrupts	DBG_INT
0x06	CRW	xCORE Tile clock divider	PLL_CLK_DIVIDER
0x07	CRO	Security configuration	SECU_CONFIG
0x20 .. 0x27	CRW	Debug scratch	DBG_SCRATCH
0x40	CRO	PC of logical core 0	T0_PC
0x41	CRO	PC of logical core 1	T1_PC
0x42	CRO	PC of logical core 2	T2_PC
0x43	CRO	PC of logical core 3	T3_PC
0x44	CRO	PC of logical core 4	T4_PC
0x45	CRO	PC of logical core 5	T5_PC
0x46	CRO	PC of logical core 6	T6_PC
0x47	CRO	PC of logical core 7	T7_PC
0x60	CRO	SR of logical core 0	T0_SR
0x61	CRO	SR of logical core 1	T1_SR
0x62	CRO	SR of logical core 2	T2_SR
0x63	CRO	SR of logical core 3	T3_SR
0x64	CRO	SR of logical core 4	T4_SR
0x65	CRO	SR of logical core 5	T5_SR
0x66	CRO	SR of logical core 6	T6_SR
0x67	CRO	SR of logical core 7	T7_SR

Figure 51:
Summary

C.1 Device identification

DEVICE_ID0 0x00

This register identifies the xCORE Tile

0x00:
Device
identification

Bits	Perm	Init	Description	Identifier
31:24	CRO		Processor ID of this XCore.	DEVICE_ID0_PID
23:16	CRO		Number of the node in which this XCore is located.	DEVICE_ID0_NODE
15:8	CRO		XCore revision.	DEVICE_ID0_REVISION
7:0	CRO		XCore version.	DEVICE_ID0_VERSION

C.2 xCORE Tile description 1

DEVICE_ID1 0x01

This register describes the number of logical cores, synchronisers, locks and channel ends available on this xCORE tile.

0x01:
xCORE Tile
description 1

Bits	Perm	Init	Description	Identifier
31:24	CRO		Number of channel ends.	DEVICE_ID1_NUM_CHANENDS
23:16	CRO		Number of the locks.	DEVICE_ID1_NUM_LOCKS
15:8	CRO		Number of synchronisers.	DEVICE_ID1_NUM_SYNCs
7:0	RO	-	Reserved	

C.3 xCORE Tile description 2

DEVICE_ID2 0x02

This register describes the number of timers and clock blocks available on this xCORE tile.

0x02:
xCORE Tile
description 2

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:8	CRO		Number of clock blocks.	DEVICE_ID2_NUM_CLKBLKS
7:0	CRO		Number of timers.	DEVICE_ID2_NUM_TIMERS

C.4 PSwitch permissions

DBG_CTRL 0x04

This register can be used to control whether the debug registers (marked with permission CRW) are accessible through the tile configuration registers. When this bit is set, write-access to those registers is disabled, preventing debugging of the xCORE tile over the interconnect.

0x04:
PSwitch
permissions

Bits	Perm	Init	Description	Identifier
31	CRW	0	When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch, XCore(PS_DBG_Scratch) and JTAG	DBG_CTRL_PSWITCH_RO
30:1	RO	-	Reserved	
0	CRW	0	When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch	DBG_CTRL_PSWITCH_RO_EXT

C.5 Cause debug interrupts

DBG_INT 0x05

This register can be used to raise a debug interrupt in this xCORE tile.

0x05:
Cause debug
interrupts

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	CRW	0	1 when the processor is in debug mode.	DBG_INT_IN_DBG
0	CRW	0	Request a debug interrupt on the processor.	DBG_INT_REQ_DBG

C.6 xCORE Tile clock divider

PLL_CLK_DIVIDER 0x06

This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the [tile control register](#)

0x06:
xCORE Tile
clock divider

Bits	Perm	Init	Description	Identifier
31	CRW	0	Clock disable. Writing '1' will remove the clock to the tile.	PLL_CLK_DISABLE
30:16	RO	-	Reserved	
15:0	CRW	0	Clock divider.	PLL_CLK_DIVIDER

C.7 Security configuration

SECU_CONFIG 0x07

Copy of the security register as read from OTP.

Bits	Perm	Init	Description	Identifier
31	CRO		Disables write permission on this register	SECUR_CFG_DISABLE_ACCESS
30:15	RO	-	Reserved	
14	CRO		Disable access to XCore's global debug	SECUR_CFG_DISABLE_GLOBAL_DEBUG
13:10	RO	-	Reserved	
9	CRO		Disable read access to OTP.	SECUR_CFG_OTP_READ_LOCK
8	CRO		Prevent access to OTP SBPI interface to prevent programming and other functions.	SECUR_CFG_OTP_PROGRAM_DISABLE
7	CRO		Combine OTP into a single address-space for reading.	SECUR_CFG_OTP_COMBINED
6	RO	-	Reserved	
5	CRO		Override boot mode and read boot image from OTP	SECUR_CFG_SECURE_BOOT
4	CRO		Disable JTAG access to the PLL/BOOT configuration registers	SECUR_CFG_DISABLE_PLL_JTAG
3:1	RO	-	Reserved	
0	CRO		Disable access to XCore's JTAG debug TAP	SECUR_CFG_DISABLE_XCORE_JTAG

0x07:
Security
configuration

C.8 Debug scratch

DBG_SCRATCH 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over the switch. This is the same set of registers as the [Debug Scratch registers in the processor status](#).

0x20 .. 0x27:
Debug scratch

Bits	Perm	Init	Description	Identifier
31:0	CRW		Value.	ALL_BITS

C.9 PC of logical core 0

T0_PC 0x40

Value of the PC of logical core 0.

0x40:
PC of logical
core 0

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.10 PC of logical core 1

T1_PC 0x41

Value of the PC of logical core 1.

0x41:
PC of logical
core 1

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.11 PC of logical core 2

T2_PC 0x42

Value of the PC of logical core 2.

0x42:
PC of logical
core 2

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.12 PC of logical core 3

T3_PC 0x43

Value of the PC of logical core 3.

0x43:
PC of logical
core 3

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.13 PC of logical core 4

T4_PC 0x44

Value of the PC of logical core 4.

0x44:
PC of logical
core 4

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.14 PC of logical core 5

T5_PC 0x45

Value of the PC of logical core 5.

0x45:
PC of logical
core 5

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.15 PC of logical core 6

T6_PC 0x46

Value of the PC of logical core 6.

0x46:
PC of logical
core 6

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.16 PC of logical core 7

T7_PC 0x47

Value of the PC of logical core 7.

0x47:
PC of logical
core 7

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.17 SR of logical core 0

T0_SR 0x60

Value of the SR of logical core 0

0x60:
SR of logical
core 0

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.18 SR of logical core 1

T1_SR 0x61

Value of the SR of logical core 1

0x61:
SR of logical
core 1

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.19 SR of logical core 2

T2_SR 0x62

Value of the SR of logical core 2

0x62:
SR of logical
core 2

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.20 SR of logical core 3

T3_SR 0x63

Value of the SR of logical core 3



0x63:
SR of logical
core 3

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.21 SR of logical core 4

T4_SR 0x64

Value of the SR of logical core 4

0x64:
SR of logical
core 4

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.22 SR of logical core 5

T5_SR 0x65

Value of the SR of logical core 5

0x65:
SR of logical
core 5

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.23 SR of logical core 6

T6_SR 0x66

Value of the SR of logical core 6

0x66:
SR of logical
core 6

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.24 SR of logical core 7

T7_SR 0x67

Value of the SR of logical core 7

0x67:
SR of logical
core 7

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

D Node Configuration

The digital node control registers can be accessed using configuration reads and writes (use `write_node_config_reg(device, ...)` and `read_node_config_reg(device, ...)` for reads and writes).

The identifiers for the registers needs a prefix “XS1_SSWITCH_” and a postfix “_NUM”, and are declared in “xs1.h”

Number	Perm	Description	Register identifier
0x00	RO	Device identification	DEVICE_ID0
0x01	RO	System switch description	DEVICE_ID1
0x04	RW	Switch configuration	NODE_CONFIG
0x05	RW	Switch node identifier	NODE_ID
0x06	RW	PLL settings	PLL_CTL
0x07	RW	System switch clock divider	CLK_DIVIDER
0x08	RW	Reference clock	REF_CLK_DIVIDER
0x09	R	System JTAG device ID register	JTAG_DEVICE_ID
0x0A	R	System USERCODE register	JTAG_USERCODE
0x0B	RW	LPDDR clock	DDR_CLK_DIVIDER
0x0C	RW	Directions 0-7	DIMENSION_DIRECTION0
0x0D	RW	Directions 8-15	DIMENSION_DIRECTION1
0x0E	RW	Application clock divider	SS_APP_CLK_DIVIDER
0x0F	RW	Secondary PLL settings	SS_APP_PLL_CTL
0x10	RW	DEBUG_N configuration, tile 0	XCORE0_GLOBAL_DEBUG_CONFIG
0x11	RW	DEBUG_N configuration, tile 1	XCORE1_GLOBAL_DEBUG_CONFIG
0x12	RW	Secondary PLL Fractional N Divider	SS_APP_PLL_FRAC_N_DIVIDER
0x13	RW	LPDDR Controller configuration	SS_LPDDR_CONTROLLER_CONFIG
0x14	RW	MIPI shim clock config	MIPI_CLK_DIVIDER
0x15	RW	MIPI PHY clock config	MIPI_CFG_CLK_DIVIDER
0x1F	RO	Debug source	GLOBAL_DEBUG_SOURCE
0x20 .. 0x28	RW	Link status, direction, and network	SLINK
0x40 .. 0x47	RO	PLink status and network	PLINK
0x80 .. 0x88	RW	Link configuration and initialization	XLINK
0xA0 .. 0xA7	RW	Static link configuration	XSTATIC

Figure 52:
Summary

Number	Perm	Description	Register identifier
0xF008	RW	USB UTMI Config	USB_PHY_CFG0
0xF00A	RW	USB reset	USB_PHY_CFG2
0xF00C	RW	USB Shim configuration	USB_SHIM_CFG
0xF011	RO	USB Phy Status	USB_PHY_STATUS
0xF020	RW	Watchdog Config	WATCHDOG_CFG
0xF021	RO	Watchdog Prescaler	WATCHDOG_PRESCALER
0xF022	RW	Watchdog Prescaler wrap	WATCHDOG_PRESCALER_WRAP
0xF023	RW	Watchdog Count	WATCHDOG_COUNT
0xF024	RO	Watchdog Status	WATCHDOG_STATUS
0xE013	RW	Mipi status	MIPI_STATUS0
0xE014	RW	Mipi shim status	MIPI_SHIM_STATUS
0xE018	RW	MIPI D-PHY reset config	MIPI_DPHY_CFG0
0xE01B	RW	MIPI D-PHY lane config	MIPI_DPHY_CFG3
0xE01C	RW	Mipi phy config 4	MIPI_DPHY_CFG4
0xE01F	RW	MIPI shim configuration	MIPI_SHIM_CFG0
0xC000	RW	LPDDR enable IID transactions	LPDDR_IID_ENABLE
0xC001	RW	LPDDR queue assignment for data	LPDDR_IID_0_7
0xC002	RW	LPDDR queue assignment for instructions	LPDDR_IID_8_15
0xC003	RW	LPDDR Queue Control	LPDDR_QUEUE_CONT
0xC008	RW	LPDDR Arbiter RO priority data	LPDDR_RO_COMMAND_QUEUE_PRIORITY
0xC009	RW	LPDDR Arbiter RW priority data	LPDDR_RW_COMMAND_QUEUE_PRIORITY
0xC00A	RW	LPDDR Arbiter timeout data	LPDDR_ARBITRATION_TIMEOUT
0xC01D	RW	LPDDR PHY control	LPDDR_PHY_CONTROL
0xC01E	RW	LPDDR LMR config	LPDDR_LMR_OPCODE
0xC01F	RW	LPDDR EMR config	LPDDR_EMR_OPCODE
0xC020	RW	LPDDR timings 1	LPDDR_PROTOCOL_ENGINE_CONF_0
0xC021	RW	LPDDR timings 2	LPDDR_PROTOCOL_ENGINE_CONF_1
0xD000	RW	Padcontrol LPDDR CLK and CLK_N	PADCTRL_CLK
0xD001	RW	Padcontrol LPDDR CKE	PADCTRL_CKE
0xD002	RW	Padcontrol LPDDR CS_N	PADCTRL_CS_N
0xD003	RW	Padcontrol LPDDR WE_N	PADCTRL_WE_N
0xD004	RW	Padcontrol LPDDR CAS_N	PADCTRL_CAS_N
0xD005	RW	Padcontrol LPDDR RAS_N	PADCTRL_RAS_N
0xD006	RW	Padcontrol LPDDR A0-A13	PADCTRL_ADDR

Figure 53:
Summary
(continued)



Figure 54:
Summary
(continued)

Number	Perm	Description	Register identifier
0xD007	RW	Padcontrol LPDDR BA0/BA1	PADCTRL_BA
0xD008	RW	Padcontrol LPDDR DQ0-DQ15	PADCTRL_DQ
0xD009	RW	Padcontrol LPDDR UDQS/LDQS	PADCTRL_DQS
0xD00A	RW	Padcontrol LPDDR UDM/LDM	PADCTRL_DM

D.1 Device identification

DEVICE_ID0 0x00

This register contains version and revision identifiers and the mode-pins as sampled at boot-time.

0x00:
Device
identification

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	RO		Sampled values of BootCtl pins on Power On Reset.	SS_DEVICE_ID0_BOOT_CTRL
15:8	RO		SSwitch revision.	SS_DEVICE_ID0_REVISION
7:0	RO		SSwitch version.	SS_DEVICE_ID0_VERSION

D.2 System switch description

DEVICE_ID1 0x01

This register specifies the number of processors and links that are connected to this switch.

0x01:
System switch
description

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	RO		Number of SLinks on the SSwitch.	SS_DEVICE_ID1_NUM_SLINKS
15:8	RO		Number of processors on the SSwitch.	SS_DEVICE_ID1_NUM_PROCESSORS
7:0	RO		Number of processors on the device.	SS_DEVICE_ID1_NUM_PLINKS_PER_PROC

D.3 Switch configuration

NODE_CONFIG 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

0x04:
Switch
configuration

Bits	Perm	Init	Description	Identifier
31	RW	0	0 = SSCTL registers have write access. 1 = SSCTL registers can not be written to.	SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE
30:9	RO	-	Reserved	
8	RW	0	0 = PLL_CTL_REG has write access. 1 = PLL_CTL_REG can not be written to.	SS_NODE_CONFIG_DISABLE_PLL_CTL_REG
7:1	RO	-	Reserved	
0	RW	0	0 = 2-byte headers, 1 = 1-byte headers (reset as 0).	SS_NODE_CONFIG_HEADERS

D.4 Switch node identifier

NODE_ID 0x05

This register contains the node identifier.

0x05:
Switch node
identifier

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	0	The unique ID of this node.	SS_NODE_ID_ID

D.5 PLL settings

PLL_CTL 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see [Oscillator](#). Note: a write to this register will cause the tile to be reset.

0x06:
PLL settings

Bits	Perm	Init	Description	Identifier
31	RW		If set to 1, the chip will not be reset	SS_PLL_CTL_MRESET
30	RW		If set to 1, the chip will not wait for the PLL to re-lock. Only use this if a gradual change is made to the PLL	SS_PLL_CTL_MLOCK
29	DW		If set to 1, set the boot mode to boot from JTAG	SS_TEST_MODE_BOOT_JTAG
28	DW		If set to 1, set the PLL to be bypassed	SS_TEST_MODE_PLL_BYPASS
27:26	RO	-	Reserved	
25:23	RW		Output divider value range from 0 to 7. OD value.	SS_PLL_CTL_POST_DIVISOR
22:21	RO	-	Reserved	
20:8	RW		Feedback multiplication ratio, range from 1 (0x0001) to 8191 (0x1FFF). F value.	SS_PLL_CTL_FEEDBACK_MUL
7:6	RO	-	Reserved	
5:0	RW		Oscillator input divider value range from 0 (0x00) to 63 (0x3F). R value.	SS_PLL_CTL_INPUT_DIVISOR



D.6 System switch clock divider

CLK_DIVIDER 0x07

Sets the ratio of the PLL clock and the switch clock.

0x07:
System switch
clock divider

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	0	SSwitch clock divider	SS_CLK_DIVIDER_CLK_DIV

D.7 Reference clock

REF_CLK_DIVIDER 0x08

Sets the ratio of the PLL clock and the reference clock used by the node.

0x08:
Reference
clock

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	3	Software reference clock divider	SS_SSWITCH_REF_CLK_DIV

D.8 System JTAG device ID register

JTAG_DEVICE_ID 0x09

0x09:
System JTAG
device ID
register

Bits	Perm	Init	Description	Identifier
31:28	RO			SS_JTAG_DEVICE_ID_VERSION
27:12	RO			SS_JTAG_DEVICE_ID_PART_NUM
11:1	RO			SS_JTAG_DEVICE_ID_MANU_ID
0	RO			SS_JTAG_DEVICE_ID_CONST_VAL

D.9 System USERCODE register

JTAG_USERCODE 0x0A

0x0A:
System
USERCODE
register

Bits	Perm	Init	Description	Identifier
31:18	RO		JTAG USERCODE value programmed into OTP SR	SS_JTAG_USERCODE_OTP
17:0	RO		metal fixable ID code	SS_JTAG_USERCODE_MASKID

D.10 LPDDR clock

DDR_CLK_DIVIDER 0x0B

Sets the ratio of the PLL/APP PLL clock and the LPDDR clock. There is a divide by 2 permanently after the clock divider to create a matched mark space ratio. The LPDDR clock needs to be set to be twice the frequency required.

Bits	Perm	Init	Description	Identifier
31	RW	0	If set to 1, the secondary PLL is used as a source for the LPDDR clock divider. By default, the output of the core PLL is used.	SS_DDR_CLK_FROM_APP_PLL
30:17	RO	-	Reserved	
16	RW	1	LPDDR clock divider disable. When set to 0, the divider is enabled.	SS_DDR_CLK_DIV_DISABLE
15:0	RW	0	LPDDR clock divider. When set to X the input clock is divided by $2(X + 1)$.	SS_DDR_CLK_DIV

0x0B:
LPDDR clock

D.11 Directions 0-7

DIMENSION_DIRECTION0 0x0C

This register contains eight directions, for packets with a mismatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed is governed by the most significant mismatching bit.

Bits	Perm	Init	Description	Identifier
31:28	RW	0	The direction for packets whose dimension is 7.	DIM7_DIR
27:24	RW	0	The direction for packets whose dimension is 6.	DIM6_DIR
23:20	RW	0	The direction for packets whose dimension is 5.	DIM5_DIR
19:16	RW	0	The direction for packets whose dimension is 4.	DIM4_DIR
15:12	RW	0	The direction for packets whose dimension is 3.	DIM3_DIR
11:8	RW	0	The direction for packets whose dimension is 2.	DIM2_DIR
7:4	RW	0	The direction for packets whose dimension is 1.	DIM1_DIR
3:0	RW	0	The direction for packets whose dimension is 0.	DIM0_DIR

0x0C:
Directions 0-7

D.12 Directions 8-15

DIMENSION_DIRECTION1 0x0D

This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is governed by the most significant mismatching bit.

0x0D:
Directions
8-15

Bits	Perm	Init	Description	Identifier
31:28	RW	0	The direction for packets whose dimension is F.	DIMF_DIR
27:24	RW	0	The direction for packets whose dimension is E.	DIME_DIR
23:20	RW	0	The direction for packets whose dimension is D.	DIMD_DIR
19:16	RW	0	The direction for packets whose dimension is C.	DIMC_DIR
15:12	RW	0	The direction for packets whose dimension is B.	DIMB_DIR
11:8	RW	0	The direction for packets whose dimension is A.	DIMA_DIR
7:4	RW	0	The direction for packets whose dimension is 9.	DIM9_DIR
3:0	RW	0	The direction for packets whose dimension is 8.	DIM8_DIR

D.13 Application clock divider

SS_APP_CLK_DIVIDER 0x0E

The clock divider and output of the secondary PLL can be set in this register

0x0E:
Application
clock divider

Bits	Perm	Init	Description	Identifier
31	RW	0	If set to 1, the secondary PLL is used as a source for the application clock divider. By default, the output of the core PLL is used.	SS_APP_CLK_FROM_APP_PLL
30:17	RO	-	Reserved	
16	RW	1	Application clock divider disable. When set to 0, the divider is enabled, and pin X1D11 will be connected to the application clock rather than to port 1D.	SS_APP_CLK_DIV_DISABLE
15:0	RW	0	Application clock divider. When set to X , the output of the secondary PLL will be divided by $2(X + 1)$ in order to form the output on the output pin	SS_APP_CLK_DIV

D.14 Secondary PLL settings

SS_APP_PLL_CTL 0x0F

A secondary on-chip PLL multiplies the input clock up to a higher frequency clock. See Section 7.2.



Bits	Perm	Init	Description	Identifier
31:30	RO	-	Reserved	
29	DW		If set to 1, set the APP PLL to be bypassed	SS_APP_PLL_BYPASS
28	DW		If set to 1, use the output of the core PLL as input, otherwise use the crystal oscillator as input.	SS_APP_PLL_INPUT_FROM_SYS_PLL
27	DW	0	If set to 1, enable the secondary PLL	SS_APP_PLL_ENABLE
26	RO	-	Reserved	
25:23	RW		Output divider value range from 0 to 7. OD value.	SS_PLL_CTL_POST_DIVISOR
22:21	RO	-	Reserved	
20:8	RW		Feedback multiplication ratio, range from 1 (0x0001) to 8191 (0x1FFF). F value.	SS_PLL_CTL_FEEDBACK_MUL
7:6	RO	-	Reserved	
5:0	RW		Oscillator input divider value range from 0 (0x00) to 63 (0x3F). R value.	SS_PLL_CTL_INPUT_DIVISOR

0x0F:Secondary
PLL settings**D.15** DEBUG_N configuration, tile 0 XCORE0_GLOBAL_DEBUG_CONFIG 0x10

Configures the behavior of the DEBUG_N pin.

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore.	GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ
0	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug.	GLOBAL_DEBUG_ENABLE_INDEBUG

0x10:DEBUG_N
configuration,
tile 0**D.16** DEBUG_N configuration, tile 1 XCORE1_GLOBAL_DEBUG_CONFIG 0x11

Configures the behavior of the DEBUG_N pin.

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore.	GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ
0	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug.	GLOBAL_DEBUG_ENABLE_INDEBUG

0x11:DEBUG_N
configuration,
tile 1**D.17** Secondary PLL Fractional N Divider SS_APP_PLL_FRAC_N_DIVIDER 0x12Controls an optional fractional N Divider on the secondary PLL. When enabled, the multiplier F for the secondary PLL will effectively become $F + \frac{f+1}{p+1}$, f must be less than p .

This is achieved by running the PLL with a divider F for the first part of the fractional period, and then $F + 1$ for the remainder of the period. The period is measured in input clocks divided by $R + 1$.

0x12:
Secondary
PLL Fractional
N Divider

Bits	Perm	Init	Description	Identifier
31	DW	0	When set to 1, the secondary PLL will be a fractional N divided PLL	SS_FRAC_N_ENABLE
30:16	RO	-	Reserved	
15:8	DW		The f value for the fractional divider. The number of clock cycles in the period that a divider $F + 1$ is used is $f + 1$.	SS_FRAC_N_F_HIGH_CYC_CNT
7:0	DW		The p value for the fractional divider. The period over which the fractional N divider oscillates between F and $F + 1$ is $p + 1$	SS_FRAC_N_PERIOD_CYC_CNT

D.18 LPDDR Controller configuration SS_LPDDR_CONTROLLER_CONFIG 0x13

Controls whether LPDDR Controller is enabled, and which core it is accessible to through the mux.

0x13:
LPDDR
Controller
configuration

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	DW		Defines which xCORE has access to the LPDDR controller via the mux	SS_LPDDR_MUXTO_CORE1
0	DW		When set to 1 this will allow the LPDDR controller to access the pads	SS_LPDDR_ENABLE

D.19 MIPI shim clock config MIPI_CLK_DIVIDER 0x14

Configures the clock to the MIPI shim, the hardware block interfacing the MIPI PHY to the xCORE.

0x14:
MIPI shim
clock config

Bits	Perm	Init	Description	Identifier
31	RW	0	If set to 1, the secondary PLL is used as a source for the MIPI shim clock divider. By default, the output of the core PLL is used.	SS_MIPI_CLK_FROM_APP_PLL
30:17	RO	-	Reserved	
16	RW	1	MIPI clock divider disable. When set to 0, the divider is enabled.	SS_SSWITCH_MIPI_CLK_DIV_DISABLE
15:0	RW	3	MIPI shim clock divider. When set to X the input clock is divided by $2(X + 1)$.	SS_SSWITCH_MIPI_CLK_DIV

D.20 MIPI PHY clock config

MIPI_CFG_CLK_DIVIDER 0x15

Configures the clock to the MIPI PHY.

0x15:
MIPI PHY
clock config

Bits	Perm	Init	Description	Identifier
31	RW	1	If set to 1, the secondary PLL is used as a source for the MIPI PHY clock divider. By default, the output of the core PLL is used.	SS_MIPI_CFG_CLK_FROM_APP_PLL
30:17	RO	-	Reserved	
16	RW	1	MIPI PHY clock divider disable. When set to 0, the divider is enabled.	SS_MIPI_CFG_CLK_DIV_DISABLE
15:0	RW	0	MIPI PHY clock divider. When set to X , the input clock will be divided by $2(X + 1)$.	SS_MIPI_CFG_CLK_DIV

D.21 Debug source

GLOBAL_DEBUG_SOURCE 0x1F

Contains the source of the most recent debug event.

0x1F:
Debug source

Bits	Perm	Init	Description	Identifier
31:5	RO	-	Reserved	
4	RW		If set, external pin, is the source of last GlobalDebug event.	GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG
3:2	RO	-	Reserved	
1	RW		If set, XCore1 is the source of last GlobalDebug event.	GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG
0	RW		If set, XCore0 is the source of last GlobalDebug event.	GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG

D.22 Link status, direction, and network

SLINK 0x20 .. 0x28

These registers contain status information for low level debugging (read-only), the network number that each link belongs to, and the direction that each link is part of. The registers control links 0..7.



Bits	Perm	Init	Description	Identifier
31:26	RO	-	Reserved	
25:24	RO		Identify the SRC_TARGET type 0 - SLink, 1 - PLink, 2 - SSCTL, 3 - Undefine.	SLINK_SRC_TARGET_TYPE
23:16	RO		When the link is in use, this is the destination link number to which all packets are sent.	SLINK_SRC_TARGET_ID
15:12	RO	-	Reserved	
11:8	RW	0	The direction that this link operates in.	LINK_DIRECTION
7:6	RO	-	Reserved	
5:4	RW	0	Determines the network to which this link belongs, reset as 0.	LINK_NETWORK
3	RO	-	Reserved	
2	RO		1 when the current packet is considered junk and will be thrown away.	LINK_JUNK
1	RO		1 when the dest side of the link is in use.	LINK_DST_INUSE
0	RO		1 when the source side of the link is in use.	LINK_SRC_INUSE

0x20 .. 0x28:
Link status,
direction, and
network

D.23 PLink status and network

PLINK 0x40 .. 0x47

These registers contain status information and the network number that each processor-link belongs to.

Bits	Perm	Init	Description	Identifier
31:26	RO	-	Reserved	
25:24	RO		Identify the SRC_TARGET type 0 - SLink, 1 - PLink, 2 - SSCTL, 3 - Undefine.	PLINK_SRC_TARGET_TYPE
23:16	RO		When the link is in use, this is the destination link number to which all packets are sent.	PLINK_SRC_TARGET_ID
15:6	RO	-	Reserved	
5:4	RW	0	Determines the network to which this link belongs, reset as 0.	LINK_NETWORK
3	RO	-	Reserved	
2	RO		1 when the current packet is considered junk and will be thrown away.	LINK_JUNK
1	RO		1 when the dest side of the link is in use.	LINK_DST_INUSE
0	RO		1 when the source side of the link is in use.	LINK_SRC_INUSE

0x40 .. 0x47:
PLink status
and network



D.24 Link configuration and initialization

XLINK 0x80 .. 0x88

These registers contain configuration and debugging information specific to external links. The link speed and width can be set, the link can be initialized, and the link status can be monitored. The registers control links 0..7.

Bits	Perm	Init	Description	Identifier
31	RW		Write to this bit with '1' will enable the XLink, writing '0' will disable it. This bit controls the muxing of ports with overlapping xlinks.	XLINK_ENABLE
30	RW	0	0: operate in 2 wire mode; 1: operate in 5 wire mode	XLINK_WIDE
29:28	RO	-	Reserved	
27	RO		Rx buffer overflow or illegal token encoding received.	XLINK_RX_ERROR
26	RO	0	This end of the xlink has issued credit to allow the remote end to transmit	RX_CREDIT
25	RO	0	This end of the xlink has credit to allow it to transmit.	TX_CREDIT
24	WO		Clear this end of the xlink's credit and issue a HELLO token.	XLINK_HELLO
23	WO		Reset the receiver. The next symbol that is detected will be the first symbol in a token.	XLINK_RX_RESET
22	RO	-	Reserved	
21:11	RW	0	Specify min. number of idle system clocks between two continuous symbols within a transmit token -1.	XLINK_INTRA_TOKEN_DELAY
10:0	RW	0	Specify min. number of idle system clocks between two continuous transmit tokens -1.	XLINK_INTER_TOKEN_DELAY

0x80 .. 0x88:

Link configuration and initialization

D.25 Static link configuration

XSTATIC 0xA0 .. 0xA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links C, D, A, B, G, H, E, and F in that order.

Bits	Perm	Init	Description	Identifier
31	RW	0	Enable static forwarding.	XSTATIC_ENABLE
30:9	RO	-	Reserved	
8	RW	0	The destination processor on this node that packets received in static mode are forwarded to.	XSTATIC_DEST_PROC
7:5	RO	-	Reserved	
4:0	RW	0	The destination channel end on this node that packets received in static mode are forwarded to.	XSTATIC_DEST_CHAN_END

0xA0 .. 0xA7:

Static link configuration



D.26 USB UTMI Config

USB_PHY_CFG0 0xF008

This register configures the UTMI signals to the USB PHY. See the UTMI specification for more details. The oscillator speed should be set to match the crystal on XIN/XOUT.

Bits	Perm	Init	Description	Identifier
31:15	RO	-	Reserved	
14:12	RW	1	Oscillator frequency. Set to: 0 (10MHz), 1 (12MHz), 2 (25MHz), 3 (30MHz), 4 (19.2MHz), 5 (24MHz), 6 (27MHz), or 7 (40MHz).	USB_PHY_CFG0_XTLSEL
11	RW	0	Set to 1 to enable the ID PAD	USB_PHY_CFG0_IDPAD_EN
10	RW	0	Set to 1 to enable USB LPM	USB_PHY_CFG0_LPM_ALIVE
9	RW	0	Set to 1 to enable the USB PLL	USB_PHY_CFG0_PLL_EN
8	RW	0	Set to 1 to enable USB Tx BitStuffing	USB_PHY_CFG0_TXBITSTUFF_EN
7	RW	0	Set to 1 to enable the DM Pulldown	USB_PHY_CFG0_DMPULLDOWN
6	RW	0	Set to 1 to enable the DP Pulldown	USB_PHY_CFG0_DPPULLDOWN
5	RW	1	Value of the UTMI SuspendM signal to the USB Phy	USB_PHY_CFG0_UTMI_SUSPENDM
4:3	RW	1	Value of the UTMI OpMode signals to the USB Phy	USB_PHY_CFG0_UTMI_OPMODE
2	RW	1	Value of the UTMI Terminal Select signal to the USB Phy	USB_PHY_CFG0_UTMI_TERMSELECT
1:0	RW	1	Value of the UTMI XCVRSelect signals to the USB Phy	USB_PHY_CFG0_UTMI_XCVRSELECT

0xF008:
USB UTMI
Config

D.27 USB reset

USB_PHY_CFG2 0xF00A

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	1	UTMI reset, set to 0 to take UTMI out of reset	USB_PHY_CFG2_UTMI_RESET
0	RW	0	USB PHY reset, set to 1 to take the PHY out of reset	USB_PHY_CFG2_P0NRST

0xF00A:
USB reset

D.28 USB Shim configuration

USB_SHIM_CFG 0xF00C

This register contains the hardware interfacing the USB PHY and the xCORE. It governs how the rxActive, rxValid, and line-state signals are mapped onto two one-bit ports.



0xF00C:
USB Shim
configuration

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	0	USB flag mode selection: 1 selects linestate; 0 selects RxActive and RxValid	USB_SHIM_CFG_FLAG_MODE
0	RW	0	When enabled RxValid output to xCore is AND'd with RxActive	USB_SHIM_CFG_AND_RXV_RXA

D.29 USB Phy Status

USB_PHY_STATUS 0xF011

0xF011:
USB Phy
Status

Bits	Perm	Init	Description	Identifier
31:5	RO	-	Reserved	
4	RO	0	1 if BIST succeeded	USB_PHY_STATUS_BIST_OK
3	RO	0	1 if resistance of IDPAD to ground is > 100 kOhm (mini B plug)	USB_PHY_STATUS_IDPAD
2	RO	0	Set to 1 if no peripheral is connected	USB_PHY_STATUS_HOSTDISCONNECT
1:0	RO	0	The UTMI line state; 0: SE0, 1: J, 2: K, 3: SE1	USB_PHY_STATUS_UTMI_LINESTATE

D.30 Watchdog Config

WATCHDOG_CFG 0xF020

Register to control the watchdog. By default the watchdog is neither counting, nor triggering. When used as a watchdog it should be set to both count and trigger a reset on reaching 0. It can be set to just count for debugging purposes

0xF020:
Watchdog
Config

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	0	Set this bit to 1 to enable the watchdog to actually reset the chip.	WATCHDOG_TRIGGER_ENABLE
0	RW	0	Set this bit to 1 to enable the watchdog counter.	WATCHDOG_COUNT_ENABLE

D.31 Watchdog Prescaler

WATCHDOG_PRESCALER 0xF021

Register to read out the current divider counter. Can be used to implement a timer that is independent of the PLL.



0xF021:
Watchdog
Prescaler

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	This is the current count of the prescaler. One is added one every input clock edge on the oscillator (XIN). When it reaches the prescaler wrap value (see below), it resets to zero and one is subtracted from the watchdog count (see below).	WATCHDOG_PRESCALER_VALUE

D.32 Watchdog Prescaler wrap**WATCHDOG_PRESCALER_WRAP 0xF022**

Register to set the watchdog pre-scale divider value.

0xF022:
Watchdog
Prescaler
wrap

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	0xFFFF	This is the prescaler divider. The input clock on XIN is divided by this value plus one, before being used to adjust the watchdog count (see below).	WATCHDOG_PRESCALER_WRAP_VALUE

D.33 Watchdog Count**WATCHDOG_COUNT 0xF023**

Register to set the value at which the watchdog timer should time out. This register must be overwritten regularly to stop the watchdog from resetting the chip.

0xF023:
Watchdog
Count

Bits	Perm	Init	Description	Identifier
31:12	RO	-	Reserved	
11:0	RW	0xFFF	This is the watchdog counter. It counts down every PRESCALER_WRAP_VALUE input clock edges. When it reaches zero the chip is reset. The maximum time for the watchdog is $2^{12} \times 2^{16} = 2^{28} = 268,435,456$ input clocks.	WATCHDOG_COUNT_VALUE

D.34 Watchdog Status**WATCHDOG_STATUS 0xF024**

Register that can be used to inspect whether the watchdog has triggered.

0xF024:
Watchdog
Status

Bits	Perm	Init	Description	Identifier
31:1	RO	-	Reserved	
0	RO	0	When 1, the watchdog has been triggered. This bit is only reset to 0 on a power-on-reset.	WATCHDOG_HAS_TRIGGERED

D.35 Mipi status

MIPI_STATUS0 0xE013

Bits	Perm	Init	Description	Identifier
31:15	RO	-	Reserved	
14	RO		Lane 1 is in the stop state	MIPI_STATUS0_STOPSTATE_LANE1
13	RO		Lane 0 is in the stop state	MIPI_STATUS0_STOPSTATE_LANE0
12	RO		Clock lane is in the stop state	MIPI_STATUS0_STOPSTATE_CLK
11:6	RO		Test mode da cdphy r100 control0 2d1c	MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C
5	RO		Test mode data correct lan2	MIPI_STATUS0_DATA_CORRECT_LANE2
4	RO		Test mode data correct lan1	MIPI_STATUS0_DATA_CORRECT_LANE1
3	RO		Test mode data correct lan0	MIPI_STATUS0_DATA_CORRECT_LANE0
2	RO		Test mode bit clk greater than 2400G	MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G
1	RO		Test mode osc clock ready	MIPI_STATUS0_OSC_CLK_READY
0	RO		Test mode osc clock act	MIPI_STATUS0_OSC_CLK_ACT

0xE013:
Mipi status

D.36 Mipi shim status

MIPI_SHIM_STATUS 0xE014

This register provides status for the MIPI demuxing logic

Bits	Perm	Init	Description	Identifier
31:1	RO	-	Reserved	
0	RW	0	Set to 1 if an overflow has been detected in the DEMUXER. This is not recoverable, and indicates that the MIPI_CLK is too slow for the rate at which data is received.	MIPI_SHIM_STATUS_REG

0xE014:
Mipi shim status

D.37 MIPI D-PHY reset config

MIPI_DPHY_CFG0 0xE018

Controls the reset signals to the MIPI D-PHY

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	RW	0	Set to 1	MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON
0	RW	0	Reset, set to 1 to take the MIPI PHY out of reset	MIPI_DPHY_CFG0_HW_RSTN

0xE018:
MIPI D-PHY reset config

D.38 MIPI D-PHY lane config

MIPI_DPHY_CFG3 0xE01B

Configures the settings for the three lanes, in particular, where the wires appear on the physical interfaces and which ones are enabled.



Bits	Perm	Init	Description	Identifier
31:15	RO	-	Reserved	
14	RW	1	Set to 0 to disable lane 1 receiver	MIPI_DPHY_CFG3_ENABLE_LANE1
13	RW	1	Set to 0 to disable lane 0 receiver	MIPI_DPHY_CFG3_ENABLE_LANE0
12	RW	1	Set to 0 to disable the clock lane receiver	MIPI_DPHY_CFG3_ENABLE_CLK
11	RW	0	Set to 1 to swap the DN/DP pair on the lane 1	MIPI_DPHY_CFG3_DPDN_SWAP_LANE1
10	RW	0	Set to 1 to swap the DN/DP pair on the lane 0	MIPI_DPHY_CFG3_DPDN_SWAP_LANE0
9	RW	0	Set to 1 to swap the DN/DP pair on the clock lane	MIPI_DPHY_CFG3_DPDN_SWAP_CLK
8:6	RW	2	The DP/DN pair over which to input lane 1 (if two lanes are needed)	MIPI_DPHY_CFG3_LANE_SWAP_LANE1
5:3	RW	0	The DP/DN pair over which to input lane 0	MIPI_DPHY_CFG3_LANE_SWAP_LANE0
2:0	RW	1	The DP/DN pair over which to input the clock	MIPI_DPHY_CFG3_LANE_SWAP_CLK

0xE01B:
MIPI D-PHY
lane config

D.39 Mipi phy config 4

MIPI_DPHY_CFG4 0xE01C

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	RW	0xA	MIPI dphy Tclk-settle in lane 1	MIPI_DPHY_CFG4_PRECOUNTER_IN_LANE1
15:8	RW	0xA	MIPI dphy Tclk-settle in lane 0	MIPI_DPHY_CFG4_PRECOUNTER_IN_LANE0
7:0	RW	0xB	MIPI dphy Tclk-settle for clock	MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK

0xE01C:
Mipi phy
config 4

D.40 MIPI shim configuration

MIPI_SHIM_CFG0 0xE01F

This register is used to configure the MIPI shim, the hardware block interfacing the MIPI D-PHY to the xCORE. By default the MIPI shim just passes the data from the MIPI D-PHY straight through to the receiver. This register enables you to demultiplex 10-bit, 12-bit, 14-bit and 565-data into 16-bit and 8-bit values. When the demultiplexer is enabled, you must specify the CSI-2 packet type that demultiplexing should apply to. Optionally, you can choose to align add an extra fourth byte for RGB formats, or you can choose to bias the data so that all the data values are signed.



Bits	Perm	Init	Description	Identifier
31:27	RO	-	Reserved	
26	RW	0	MIPI shim config0 sel debug	MIPI_SHIM_CFG0_SEL_DEBUG
25	RW	0	MIPI shim config0 sel debug out	MIPI_SHIM_CFG0_SEL_DEBUG_OUT
24	RO	-	Reserved	
23	RW	0	Set to 1 to offset the output pixels with -0x80 (for 8-bit outputs) or -0x8000 (for 16-bit outputs). This can be used to make unsigned data signed around zero.	MIPI_SHIM_BIAS
22	RW	0	Set to 1 to add an extra data byte after every RGB565 or RGB888 pixel. This will align pixels to a 32-bit word.	MIPI_SHIM_DEMUX_STUFF
21:16	RW	0	Specifies how the demultiplexer operates. The modes supported are 10to16, 12to16, 14to16, rgb565to888, rgb888to888.	MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE
15:8	RW	0	This field needs to be set to the CSI-2 packet type that needs to be demuxed. Only packets with a matching type are demultiplexed.	MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE
7:1	RO	-	Reserved	
0	RW	0	Set to 1 to enable the MIPI shim to demultiplex data according to the demux mode and stuff fields. Demuxing is only applied to packets that have the correct datatype.	MIPI_SHIM_CFG0_PIXEL_DEMUX_EN

0xE01F:
MIPI shim
configuration

D.41 LPDDR enable IID transactions

LPDDR_IID_ENABLE 0xC000

This register is used to enable one or more threads to route its requests through specified queues. There are three queues (one read-only queue, RO, and two read-write queues, RW0/RW1) and for each thread instruction accesses and data accesses can be routed through specified queues.

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	0	Two 8-bit masks, one bit per thread. Top eight bits enable instructions to be routed through a specified queue, bottom eight bits enable data to be routed through a specified queue.	LPDDR_IID_ENABLE

0xC000:
LPDDR enable
IID
transactions

D.42 LPDDR queue assignment for data

LPDDR_IID_0_7 0xC001

For each thread, this register specifies which queue a data access should be routed through.



Bits	Perm	Init	Description	Identifier
31:0	RW	0	Four bits per thread. Top bit sets the queue type that this thread should be using (0: RO, 1: RW), further three bits the number of the queue. Valid values for the further three bits are 000 for RO queues, and 000/001 for a RW queue.	LPDDR_IID_0_7

0xC001:
LPDDR queue
assignment
for data

D.43 LPDDR queue assignment for instructions LPDDR_IID_8_15 0xC002

For each thread, this register specifies which queue an instruction access should be routed through.

Bits	Perm	Init	Description	Identifier
31:0	RW	0	Four bits per thread. Top bit sets the queue type that this thread should be using (0: RO, 1: RW), further three bits the number of the queue. Valid values for the further three bits are 000 for RO queues, and 000/001 for a RW queue.	LPDDR_IID_8_15

0xC002:
LPDDR queue
assignment
for
instructions

D.44 LPDDR Queue Control LPDDR_QUEUE_CONT 0xC003

Bits	Perm	Init	Description	Identifier
31:1	RO	-	Reserved	
0	RW	0	Slow sys clock. Set this bit if the tile clock is less than the LPDDR clock.	LPDDR_QUEUE_CONT

0xC003:
LPDDR Queue
Control

D.45 LPDDR Arbiter RO priority data LPDDR_RO_COMMAND_QUEUE_PRIORITY 0xC008

Bits	Perm	Init	Description	Identifier
31:3	RO	-	Reserved	
2:0	RW	7	Priority for RO queue. Zero is lowest priority.	LPDDR_RO_PRI

0xC008:
LPDDR Arbiter
RO priority
data

D.46 LPDDR Arbiter RW priority data LPDDR_RW_COMMAND_QUEUE_PRIORITY 0xC009

0xC009:
LPDDR Arbiter
RW priority
data

Bits	Perm	Init	Description	Identifier
31:6	RO	-	Reserved	
5:3	RW	0	Priority for RW queue 1. Zero is lowest priority.	LPDDR_RW1_PRI
2:0	RW	5	Priority for RW queue 0. Zero is lowest priority.	LPDDR_RW0_PRI

D.47 LPDDR Arbiter timeout data LPDDR_ARBITRATION_TIMEOUT 0xC00A

Setting this to a non-zero value guarantees that each queue is served at least every *N* transactions and prevents starvation.

0xC00A:
LPDDR Arbiter
timeout data

Bits	Perm	Init	Description	Identifier
31:4	RO	-	Reserved	
3:0	RW	4	Maximum number of transactions until a queue is served. Set to 0 to disable a timeout	LPDDR_TOUT

D.48 LPDDR PHY control LPDDR_PHY_CONTROL 0xC01D

0xC01D:
LPDDR PHY
control

Bits	Perm	Init	Description	Identifier
31:14	RO	-	Reserved	
13:0	RW	0x2101	PHY Control	LPDDR_PHY_CONTROL

D.49 LPDDR LMR config LPDDR_LMR_OPCODE 0xC01E

0xC01E:
LPDDR LMR
config

Bits	Perm	Init	Description	Identifier
31:14	RO	-	Reserved	
13:0	RW	0x0034	LMR opcode	LPDDR_LMR_OPCODE

D.50 LPDDR EMR config LPDDR_EMR_OPCODE 0xC01F

0xC01F:
LPDDR EMR
config

Bits	Perm	Init	Description	Identifier
31:14	RO	-	Reserved	
13:0	RW	0x0000	EMR opcode	LPDDR_EMR_OPCODE

D.51 LPDDR timings 1

LPDDR_PROTOCOL_ENGINE_CONF_0 0xC020

Register used to set the tREFI, tRAS, tXSR, and tWR timings, all measured in terms of LPDDR clocks

0xC020:
LPDDR
timings 1

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:21	RW	1	LPDDR tWR clock count	LPDDR_PE_TWR_CNT
20:15	RW	39	LPDDR tXSR clock count	LPDDR_PE_TXSR_CNT
14:11	RW	8	LPDDR tRAS clock count	LPDDR_PE_TRAS_CNT
10:0	RW	779	LPDDR tREFI clock count	LPDDR_PE_TREFI_CNT

D.52 LPDDR timings 2

LPDDR_PROTOCOL_ENGINE_CONF_1 0xC021

Register used to set the tRRC, tRCD, tRP, tRFC, and tRRD timings, all measured in terms of LPDDR clocks. This register is also used to configure the use of 256 bit memories.

0xC021:
LPDDR
timings 2

Bits	Perm	Init	Description	Identifier
31:18	RO	-	Reserved	
17	RW	0	Enable 256 Mbit device	LPDDR_PE_EN_256M_DEV_SIZE
16:15	RW	1	LPDDR tRRD clock count	LPDDR_PE_TRRD_CNT
14:10	RW	27	LPDDR tRFC clock count	LPDDR_PE_TRFC_CNT
9:7	RW	4	LPDDR tRP clock count	LPDDR_PE_TRP_CNT
6:4	RW	4	LPDDR tRCD clock count	LPDDR_PE_TRCD_CNT
3:0	RW	11	LPDDR tRC clock count	LPDDR_PE_TRC_CNT

D.53 Padcontrol LPDDR CLK and CLK_N

PADCTRL_CLK 0xD000

When LPDDR is enabled, this register controls the PAD properties for the CLK and CLK_N pins

0xD000:
Padcontrol
LPDDR CLK
and CLK_N

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

D.54 Padcontrol LPDDR CKE

PADCTRL_CKE 0xD001

When LPDDR is enabled, this register controls the PAD properties for the CKE pin

0xD001:
Padcontrol
LPDDR CKE

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

D.55 Padcontrol LPDDR CS_N

PADCTRL_CS_N 0xD002

When LPDDR is enabled, this register controls the PAD properties for the CS_N pin

0xD002:
Padcontrol
LPDDR CS_N

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

D.56 Padcontrol LPDDR WE_N

PADCTRL_WE_N 0xD003

When LPDDR is enabled, this register controls the PAD properties for the WE_N pin

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

0xD003:
Padcontrol
LPDDR WE_N

D.57 Padcontrol LPDDR CAS_N

PADCTRL_CAS_N 0xD004

When LPDDR is enabled, this register controls the PAD properties for the CAS_N pin

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

0xD004:
Padcontrol
LPDDR CAS_N

D.58 Padcontrol LPDDR RAS_N

PADCTRL_RAS_N 0xD005

When LPDDR is enabled, this register controls the PAD properties for the RAS_N pin

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

0xD005:
Padcontrol
LPDDR RAS_N

D.59 Padcontrol LPDDR A0-A13

PADCTRL_ADDR 0xD006

When LPDDR is enabled, this register controls the PAD properties for the A0-A13 pins

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

0xD006:
Padcontrol
LPDDR A0-A13

D.60 Padcontrol LPDDR BA0/BA1

PADCTRL_BA 0xD007

When LPDDR is enabled, this register controls the PAD properties for the BA0 and BA1 pins

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

0xD007:
Padcontrol
LPDDR
BA0/BA1

D.61 Padcontrol LPDDR DQ0-DQ15

PADCTRL_DQ 0xD008

When LPDDR is enabled, this register controls the PAD properties for the DQ0-DQ15 pins

0xD008:
Padcontrol
LPDDR
DQ0-DQ15

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	1	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

D.62 Padcontrol LPDDR UDQS/LDQS

PADCTRL_DQS 0xD009

When LPDDR is enabled, this register controls the PAD properties for the UDQS and LDQS pins

0xD009:
Padcontrol
LPDDR
UDQS/LDQS

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	1	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

D.63 Padcontrol LPDDR UDM/LDM

PADCTRL_DM 0xD00A

When LPDDR is enabled, this register controls the PAD properties for the UDM and LDM pins

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.	PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.	PADCTRL_PULL
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

0xD00A:

Padcontrol
LPDDR
UDM/LDM

E Resources and their configuration

This section documents how many of each resources are present, and how the **SETC** instruction is used to configure the resource. For all other information on resources, please refer to the [XS3 ISA specification](#).

The SETC operand is a number with the following bit fields that have been organised so that frequently used modes can be encoded in an immediate 6-bit operand.

31..16

Reserved

15..12

Long mode setting

11..3

Value

2..0 Mode setting, set to 0x7 to denote a long mode.

The meaning of the bits is resource dependent.

E.1 Ports

There are:

- ▶ 32 1-bit ports
- ▶ 12 4-bit ports
- ▶ 8 8-bit ports
- ▶ 4 16-bit ports
- ▶ 2 32-bit ports

The following controls can be set using **SETC**:

INUSE_OFF, INUSE_ON	Mode bits 0x0000. Switches the port resource on (value 1) and off (value 0). Before using a port it must be switched on.
COND_NONE, COND_EQ, COND_NEQ	Mode bits 0x0001. Sets the port condition. Value 1 sets up a test for equal, and value 2 sets up a test for not equal. An input of a port with a condition will only succeed when the condition matches. SETD is used to set the test operand.
IE_MODE_EVENT, IE_MODE_INTERRUPT	Mode bits 0x0002. Sets the resource to generate events (value 0) or interrupts (value 1). By default it generates events.
DRIVE_DRIVE, DRIVE_PULL_DOWN, DRIVE_PULL_UP	Mode bits 0x0003. Sets the drive mode of the port. Value 1 sets the drive transistor to just drive the high side and enable a weak pull-down, Value 2 sets the drive transistors to just drive the low side and enable a weak pull-up
MODE_SETPADCTRL	Mode bits 0x0006. Sets the pad options according to the value of bits 23..18. Bits 19 and 18 set the pull resistor (00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.). Bits 21 and 20 set the drive strength (00 for 2mA; 01 for 4mA; 10 for 8mA; or 11 for 12mA). Bit 22 enables slew-rate control. Bit 23 enables the Schmitt-Trigger.
RUN_CLRBUF	Mode bits 0x0007, value 2: clears the port buffer
MS_MASTER, MS_SLAVE	Mode bits 0x1007. Sets the port to master mode (value 0) or slave mode (value 1).
BUF_NOBUFFERS, BUF_BUFFERS	Mode bits 0x2007. Sets the port to be buffered (value 1) or unbuffered (value 0). Unbuffered is the default.
RDY_NOREADY, RDY_STROBED, RDY_HANDSHAKE	Mode bits 0x3007. Sets the port to use data strobes (value 1) or full handshaking (value 2). Default is no ready wires.
SDELAY_NOSDELAY, SDELAY_SDELAY	Mode bits 0x4007. Sets the port to optionally capture data on the falling edge (value 1)
PORT_DATAPORT, PORT_CLOCKPORT, PORT_READYPORT	Mode bits 0x5007. Sets the port to be a clock (value 1) or ready signal (value 2). By default the port is a data port. This can only be applied to 1-bit ports.
INV_NOINVERT, INV_INVERT	Mode bits 0x6007. Sets the port to optionally invert the signal (value 1).
PAD_DELAY	Mode bits 0x7007, value must be in the range 0..4. Delays the input signals by a set number of core clock ticks. Defaults to 0.

E.2 Timers

There are 10 timers. The following controls can be set using **SETC**:

COND_NONE, COND_AFTER	Mode bits 0x0001. Sets the timer to have to only be ready after the given time (value 1). Set the time for comparison using SETD .
IE_MODE_EVENT, IE_MODE_INTERRUPT	Mode bits 0x0002. Sets the resource to generate events (value 0) or interrupts (value 1). By default it generates events.

E.3 Channel ends

There are 32 channel-ends. The following controls can be set using **SETC**:

IE_MODE_EVENT, IE_MODE_INTERRUPT	Mode bits 0x0002. Sets the resource to generate events (value 0) or interrupts (value 1). By default it generates events.
---	---

E.4 Synchronizers

There are 7 synchronizers. They cannot be configured using **SETC**.

E.5 Threads

There are 8 threads. They cannot be configured using **SETC**.

E.6 Locks

There are 4 locks. They cannot be configured using **SETC**.

E.7 Clock blocks

There are 6 clock-blocks.

INUSE_OFF, INUSE_ON	Mode bits 0x0000. Switches the clock block on (value 1) and off (value 0). Before using a port it must be switched on.
RUN_STOPR, RUN_STARTR	Mode bits 0x0007. Starts the clock running (value 1). Once it is running, the clock block cannot be reconfigured.
FALL_DELAY	Mode bits 0x8007, value 0..511. Delays the falling edge of the clock block by this many core clock cycles. The clock block cannot delay beyond the rising input clock edge.
RISE_DELAY	Mode bits 0x9007, value 0..511. Delays the rising edge of the clock block by this many core clock cycles. The clock block cannot delay beyond the falling input clock edge.

E.8 Software Defined Memory

There are two software defined memory resources in each tile: the read miss resource and the write miss resource.

INUSE_OFF, INUSE_ON	Mode bits 0x0000. Switches the software memory on (value 1) or off (value 0). When on, the software memory address space will be routed to the mini-cache, and misses will cause an event/interrupt on this resource.
IE_MODE_EVENT, IE_MODE_INTERRUPT	Mode bits 0x0002. Sets the resource to generate events (value 0) or interrupts (value 1). By default it generates events.
RUN_STARTR	Mode bits 0x0007, data 1. This operation signals to the hardware that the software memory miss has been serviced by software.



F JTAG, xSCOPE and Debugging

If you intend to design a board that can be used with the XMOS toolchain and xTAG debugger, you will need an xSYS2 connection on your board. There are three physical xSYS2 connections that XMOS uses:

- ▶ In its smallest form you can put 6 testpoints and three through-holes on the PCB and use a *TAG-connect* cable to connect to an xTAG.
- ▶ You can use a half-sized header (approximately 7 mm wide) that supports just JTAG, which is cabled to an xTAG.
- ▶ You can use a full sized header (approximately 13 mm wide) supports both JTAG and XSCOPE, again cabled to an xTAG.

Note that the xSYS2 header has a different form-factor than the xSYS header used on older devices. This is because the signal levels are different (1.8V rather than 3.3V). Only use 1.8V xTAG adapters to program this device. It needs an xTAG4 or above.

Figure 55 shows a decision diagram which explains what type of xSYS2 connectivity you need. The three subsections below explain the options in detail.




Figure 55:
Decision diagram for the xSYS2 header

F.1 No xSYS2 connection

The use of an xSYS2 connection is optional, and may not be required for volume production designs. However, the XMOS toolchain expects the xSYS2 connection; if you do not have an xSYS2 connection then you must provide your own method for writing to flash/OTP and for debugging.

F.2 JTAG-only TAG-connect header

This header requires six test-points on the PCB with three through holes for registration, see Figure 56. These connect to a TC2030-IDC cable from Tag-Connect, which in turn is plugged into an XTAG4. For details on the foot-print and on the cable see <https://www.tag-connect.com/>. Use the following pin-out:

Figure 56:
Foot print for
tag-connect
header



- ▶ pin 1: TCK
- ▶ pin 2: GND
- ▶ pin 3: TMS
- ▶ pin 4: TDI
- ▶ pin 5: VREF
- ▶ pin 6: TDO

F.3 JTAG-only xSYS2 header

Connect the following pins of the 0.05" header:

- ▶ pins 3, 5, 7, and 9 to GROUND
- ▶ pin 1 to VDDIOB18 (with a decoupler)
- ▶ pin 2 to TMS
- ▶ pin 4 to TCK
- ▶ pin 6 to TDO
- ▶ pin 8 to TDI
- ▶ pin 10 to RST_N

The pin-out of this header is shown in the blue section of Figure 57.

F.4 Full xSYS2 header

For a full xSYS2 header you will need to connect the pins as discussed in Section F.3, and then connect a 2-wire xCONNECT Link to the xSYS2 header. The pin-out of this header is shown in Figure 57.

The links can be found in the Signal description table (Section 4): they are labelled XL0, XL1, etc in the function column. The 2-wire link comprises two inputs and outputs, la-




Figure 57:
xSYS2 header
pin-out, as
seen from
above

belled ${}^1_{out}$, ${}^0_{out}$, ${}^0_{in}$, and ${}^1_{in}$. For example, if you choose to use XL0 for xSCOPE I/O, you need to connect up $XL0^1_{out}$, $XL0^0_{out}$, $XL0^0_{in}$, $XL0^1_{in}$ as follows:

- ▶ $XL0^1_{out}$ (X0D19) to pin 18 of the xSYS2 header with a 43R series resistor close to the device.
- ▶ $XL0^0_{out}$ (X0D18) to pin 16 of the xSYS2 header with a 43R series resistor close to the device.
- ▶ $XL0^0_{in}$ (X0D17) to pin 14 of the xSYS2 header.
- ▶ $XL0^1_{in}$ (X0D16) to pin 12 of the xSYS2 header.
- ▶ Connect pin 11 to the VDDIO that is used to power the link, with a decoupler. In this case, that will be VDDIOR, as that is the IO supply for X0D16..X0D19.

For links 0..3 you will need to connect pin 13 to VDDIOR, for links 4..6 connect it to VDDIOL, and for link 7 use VDDIOB18.

G Schematics Design Check List

- This section is a checklist for use by schematics designers using the XU316-1024-FB265. Each of the following sections contains items to check for each design.

G.1 Power supplies

- The VDD (core) supply is capable of supplying the required current, see Section 14 and Figure 33.
- PLL_AVDD is filtered with a low pass filter, for example an RC filter, see Section 14
- PLL_AVDD2 is filtered with a low pass filter, for example an RC filter, see Section 14
- If any of the VDDIOL, VDDIOT, or VDDIOR domains are at 1V8, then the corresponding LV_L_N, LV_T_N, or LV_R_N pin has been strapped to GROUND (Section 14).
- If any of the VDDIOL, VDDIOT, or VDDIOR domains are at 3V3, then power supplies have been sequenced as specified in Section 14.

G.2 Power supply decoupling

- The design has multiple decoupling capacitors per supply, as specified in Section 14.
- A bulk decoupling capacitor of at least 10uF is placed on each supply (Section 14).

G.3 Power on reset

- At least one of these two conditions is true:
 1. All VDDIO pins are supplied by the same 1.8V supply (the on-chip power-on-reset will operate correctly); or
 2. RST_N is kept low until all VDDIO are valid, and RST_N is fast enough to meet USB timings.See Section 14.

G.4 Clock

- If you put a crystal between XIN/XOUT you followed the guidelines in Section 7.3.



- If you supply a clock directly onto XIN, then it is 1.8V, low jitter, and has monotonic edges.
- You have chosen an input clock frequency that is supported by the device (Section 7).
- If you use USB, then your clock frequency is one of 12 or 24 MHz (Section 7).

G.5 Boot

- The device is connected to a QSPI flash for booting, connected to X0D01, X0D04..X0D07, and X0D10 (Section 9). If not, you must boot the device through OTP or JTAG, or set it to boot from SPI and connect a SPI flash.
- The Flash that you have chosen is supported by the tools.

G.6 JTAG, XScope, and debugging

- You have decided as to whether you need an xSYS2 header or not (Section F)
- If you included an xSYS2 header, you are using the smaller 0.05" header (Section F)
- If you have not included an xSYS2 header, you have devised a method to program the SPI-flash or OTP (Section F).

G.7 GPIO

- You have not mapped both inputs and outputs to the same multi-bit port.
- Pins X0D04, X0D05, X0D06, and X0D07 are output only and are, during and after reset, pulled high and low appropriately (Section 9)

G.8 Multi device designs

Skip this section if your design only includes a single XMOS device.

- One device is connected to a QSPI or SPI flash for booting.
- Devices that boot from link have, for example, X0D06 pulled high and have link XL0 connected to a device to boot from (Section 9).

H PCB Layout Design Check List

- This section is a checklist for use by PCB designers using the XU316-1024-FB265. Each of the following sections contains items to check for each design.

H.1 Ground Plane

- Each ground ball has a via to minimize impedance and conduct heat away from the device. (Section 14.4)

H.2 Power supply decoupling

- The decoupling capacitors are all placed close to a supply pin (Section 14).
- The decoupling capacitors are spaced around the device (Section 14).
- The ground side of each decoupling capacitor has a direct path back to the center ground of the device.

H.3 PLL_AVDD

- The PLL_AVDD filter (especially the capacitor) is placed close to the PLL_AVDD pin (Section 14).
- The PLL_AVDD2 filter (especially the capacitor) is placed close to the PLL_AVDD2 pin (Section 14).

I Associated Design Documentation

Document Title	Information	Document
XTC Tools Guide	Compilers, assembler and linker/mapper Timing analyzer, xScope, debugger Flash and OTP programming utilities	Link

J Related Documentation

Document Title	Information	Document
the XMOS XS3 Architecture	ISA manual	X14007
xcore.ai External Memory	External memory	X14230
xCONNECT Architecture	Link, switch and system information	Link

K Revision History

Date	Description
2020-08-05	Preliminary release
2020-10-10	Fixed boot table
2021-06-23	Characterisation data completed for all parts
2021-07-14	QF60B datasheet introduced
2022-01-19	TQ128 datasheet introduced
2022-01-20	Fixes to links
2022-08-15	Industrial grade TQ128 and FB265 introduced, updated max power
2022-09-28	Added statement on power sequencing for 3v3 VDDIO



Copyright © 2022, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS, xCore, xcore.ai, and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

