

XS1 port-to-pin mapping

On XS1 devices, pins are used to interface with external components via ports and to construct links to other devices over which channels are established. The ports are multiplexed, allowing the pins to be configured for use by ports of different widths. Figure 1 gives the XS1 port-to-pin mapping, which is interpreted as follows:

- ▶ The name of each pin is given in the format $XnDpq$ where n is a valid xCORE Tile number for the device and pq exists in the table. The physical position of the pin depends on the packaging and is given in the device datasheet.
- ▶ Each link is identified by a letter A-D. The wires of a link are identified by means of a superscripted digit 0-4.
- ▶ Each port is identified by its width (the first number 1, 4, 8, 16 or 32) and a letter that distinguishes multiple ports of the same width (A-P). These names correspond to port identifiers in the header file `<xs1.h>` (for example port 1A corresponds to the identifier `XS1_PORT_1A`). The individual bits of the port are identified by means of a superscripted digit 0-31.
- ▶ The table is divided into six rows (or *banks*). The first four banks provide a selection of 1, 4 and 8-bit ports, with the last two banks enabling the single 32-bit port. Different packaging options may export different numbers of banks; the 16-bit and 32-bit ports are not available on small devices.

The ports used by a program are determined by the set of XC port declarations. For example, the declaration

```
on tile [0] : in port p = XS1_PORT_1A
```

uses the 1-bit port 1A on xCORE Tile 0, which is connected to pin X0D00.

Usually the designer should ensure that there is no overlap between the pins of the declared ports, but the precedence has been designed so that, if required, portions of the wider ports can be used when overlapping narrower ports are used. The ports to the left of the table have precedence over ports to the right. If two ports are declared that share the same pin, the narrower port takes priority. For example:

```
on tile[2] : out port p1 = XS1_PORT_32A;  
on tile[2] : out port p2 = XS1_PORT_8B;  
on tile[2] : out port p3 = XS1_PORT_4C;
```

In this example:

- ▶ I/O on port `p1` uses pins X2D02 to X2D09 and X2D49 to X2D70.
- ▶ I/O on port `p2` uses pins X2D16 to X2D19; inputting from `p2` results in undefined values in bits 0, 1, 6 and 7.
- ▶ I/O on port `p3` uses pins X2D14, X2D15, X2D20 and X2D21; inputting from `p1` results in undefined values in bits 28-31, and when outputting these bits are not driven.

Figure 1: Available ports and links for each pin

Pin	⇐ highest		Precedence			lowest ⇒
	link	1-bit ports	4-bit ports	8-bit ports	16-bit ports	32-bit port
XnD00		1A				
XnD01	A ⁴ out	1B				
XnD02	A ³ out		4A ⁰	8A ⁰	16A ⁰	32A ²⁰
XnD03	A ² out		4A ¹	8A ¹	16A ¹	32A ²¹
XnD04	A ¹ out		4B ⁰	8A ²	16A ²	32A ²²
XnD05	A ⁰ out		4B ¹	8A ³	16A ³	32A ²³
XnD06	A ⁰ in		4B ²	8A ⁴	16A ⁴	32A ²⁴
XnD07	A ¹ in		4B ³	8A ⁵	16A ⁵	32A ²⁵
XnD08	A ² in		4A ²	8A ⁶	16A ⁶	32A ²⁶
XnD09	A ³ in		4A ³	8A ⁷	16A ⁷	32A ²⁷
XnD10	A ⁴ in	1C				
XnD11		1D				
XnD12		1E				
XnD13	B ⁴ out	1F				
XnD14	B ³ out		4C ⁰	8B ⁰	16A ⁸	32A ²⁸
XnD15	B ² out		4C ¹	8B ¹	16A ⁹	32A ²⁹
XnD16	B ¹ out		4D ⁰	8B ²	16A ¹⁰	
XnD17	B ⁰ out		4D ¹	8B ³	16A ¹¹	
XnD18	B ⁰ in		4D ²	8B ⁴	16A ¹²	
XnD19	B ¹ in		4D ³	8B ⁵	16A ¹³	
XnD20	B ² in		4C ²	8B ⁶	16A ¹⁴	32A ³⁰
XnD21	B ³ in		4C ³	8B ⁷	16A ¹⁵	32A ³¹
XnD22	B ⁴ in	1G				
XnD23		1H				
XnD24		1I				
XnD25		1J				
XnD26			4E ⁰	8C ⁰	16B ⁰	
XnD27			4E ¹	8C ¹	16B ¹	
XnD28			4F ⁰	8C ²	16B ²	
XnD29			4F ¹	8C ³	16B ³	
XnD30			4F ²	8C ⁴	16B ⁴	
XnD31			4F ³	8C ⁵	16B ⁵	
XnD32			4E ²	8C ⁶	16B ⁶	
XnD33			4E ³	8C ⁷	16B ⁷	
XnD34		1K				
XnD35		1L				
XnD36		1M		8D ⁰	16B ⁸	
XnD37		1N		8D ¹	16B ⁹	
XnD38		1O		8D ²	16B ¹⁰	
XnD39		1P		8D ³	16B ¹¹	
XnD40				8D ⁴	16B ¹²	
XnD41				8D ⁵	16B ¹³	
XnD42				8D ⁶	16B ¹⁴	
XnD43				8D ⁷	16B ¹⁵	
XnD49	C ⁴ out					32A ⁰
XnD50	C ³ out					32A ¹
XnD51	C ² out					32A ²
XnD52	C ¹ out					32A ³
XnD53	C ⁰ out					32A ⁴
XnD54	C ⁰ in					32A ⁵
XnD55	C ¹ in					32A ⁶
XnD56	C ² in					32A ⁷
XnD57	C ³ in					32A ⁸
XnD58	C ⁴ in					32A ⁹
XnD61	D ⁴ out					32A ¹⁰
XnD62	D ³ out					32A ¹¹
XnD63	D ² out					32A ¹²
XnD64	D ¹ out					32A ¹³
XnD65	D ⁰ out					32A ¹⁴
XnD66	D ⁰ in					32A ¹⁵
XnD67	D ¹ in					32A ¹⁶
XnD68	D ² in					32A ¹⁷
XnD69	D ³ in					32A ¹⁸
XnD70	D ⁴ in					32A ¹⁹



Copyright © 2013, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.